Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
133a3605
Commit
133a3605
authored
Jan 07, 2014
by
Bjorn Helgaas
Browse files
Options
Browse Files
Download
Plain Diff
Merge branch 'pci/host-designware' into next
* pci/host-designware: PCI: designware: Fix indent code style
parents
79bf7fc5
58275f2f
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
2 deletions
+2
-2
drivers/pci/host/pcie-designware.c
drivers/pci/host/pcie-designware.c
+2
-2
No files found.
drivers/pci/host/pcie-designware.c
View file @
133a3605
...
@@ -213,14 +213,14 @@ static int find_valid_pos0(struct pcie_port *pp, int msgvec, int pos, int *pos0)
...
@@ -213,14 +213,14 @@ static int find_valid_pos0(struct pcie_port *pp, int msgvec, int pos, int *pos0)
}
}
static
void
clear_irq_range
(
struct
pcie_port
*
pp
,
unsigned
int
irq_base
,
static
void
clear_irq_range
(
struct
pcie_port
*
pp
,
unsigned
int
irq_base
,
unsigned
int
nvec
,
unsigned
int
pos
)
unsigned
int
nvec
,
unsigned
int
pos
)
{
{
unsigned
int
i
,
res
,
bit
,
val
;
unsigned
int
i
,
res
,
bit
,
val
;
for
(
i
=
0
;
i
<
nvec
;
i
++
)
{
for
(
i
=
0
;
i
<
nvec
;
i
++
)
{
irq_set_msi_desc_off
(
irq_base
,
i
,
NULL
);
irq_set_msi_desc_off
(
irq_base
,
i
,
NULL
);
clear_bit
(
pos
+
i
,
pp
->
msi_irq_in_use
);
clear_bit
(
pos
+
i
,
pp
->
msi_irq_in_use
);
/* Disable corresponding interrupt on MSI
interrupt
controller */
/* Disable corresponding interrupt on MSI controller */
res
=
((
pos
+
i
)
/
32
)
*
12
;
res
=
((
pos
+
i
)
/
32
)
*
12
;
bit
=
(
pos
+
i
)
%
32
;
bit
=
(
pos
+
i
)
%
32
;
dw_pcie_rd_own_conf
(
pp
,
PCIE_MSI_INTR0_ENABLE
+
res
,
4
,
&
val
);
dw_pcie_rd_own_conf
(
pp
,
PCIE_MSI_INTR0_ENABLE
+
res
,
4
,
&
val
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment