drm/radeon: align VM PTBs (Page Table Blocks) to 32K
Covers requirements of all current asics. Reviewed-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Cc: stable@vger.kernel.org
Showing
Please register or sign in to comment