Commit 201d7dd0 authored by Alexandre Belloni's avatar Alexandre Belloni Committed by Nicolas Ferre

ARM: at91/dt: sam9rl: Fix PLL output range and mck divisors

Argument 3 (OUT) and 4 (ICPLL) of the atmel,pll-clk-output-ranges were missing.
Also, the at91sam9rl doesn't really have a by 3 divisor.
Signed-off-by: default avatarAlexandre Belloni <alexandre.belloni@free-electrons.com>
Acked-by: default avatarBoris BREZILLON <boris.brezillon@free-electrons.com>
Signed-off-by: default avatarNicolas Ferre <nicolas.ferre@atmel.com>
parent 32da8c85
...@@ -815,8 +815,9 @@ plla: pllack { ...@@ -815,8 +815,9 @@ plla: pllack {
clocks = <&main>; clocks = <&main>;
reg = <0>; reg = <0>;
atmel,clk-input-range = <1000000 32000000>; atmel,clk-input-range = <1000000 32000000>;
#atmel,pll-clk-output-range-cells = <4>; #atmel,pll-clk-output-range-cells = <3>;
atmel,pll-clk-output-ranges = <80000000 200000000 190000000 240000000>; atmel,pll-clk-output-ranges = <80000000 200000000 0>,
<190000000 240000000 2>;
}; };
utmi: utmick { utmi: utmick {
...@@ -833,7 +834,7 @@ mck: masterck { ...@@ -833,7 +834,7 @@ mck: masterck {
interrupts-extended = <&pmc AT91_PMC_MCKRDY>; interrupts-extended = <&pmc AT91_PMC_MCKRDY>;
clocks = <&clk32k>, <&main>, <&plla>, <&utmi>; clocks = <&clk32k>, <&main>, <&plla>, <&utmi>;
atmel,clk-output-range = <0 94000000>; atmel,clk-output-range = <0 94000000>;
atmel,clk-divisors = <1 2 4 3>; atmel,clk-divisors = <1 2 4 0>;
}; };
prog: progck { prog: progck {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment