Commit 34bad69c authored by Mark Brown's avatar Mark Brown

ASoC: Fix comment width in soc-cache.c

Lines should be less than 80 columns.
Signed-off-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
parent d420d40e
...@@ -393,10 +393,11 @@ static int snd_soc_16_16_spi_write(void *control_data, const char *data, ...@@ -393,10 +393,11 @@ static int snd_soc_16_16_spi_write(void *control_data, const char *data,
#define snd_soc_16_16_spi_write NULL #define snd_soc_16_16_spi_write NULL
#endif #endif
/* Primitive bulk write support for soc-cache. The data pointed to by `data' needs /* Primitive bulk write support for soc-cache. The data pointed to by
* to already be in the form the hardware expects including any leading register specific * `data' needs to already be in the form the hardware expects
* data. Any data written through this function will not go through the cache as it * including any leading register specific data. Any data written
* only handles writing to volatile or out of bounds registers. * through this function will not go through the cache as it only
* handles writing to volatile or out of bounds registers.
*/ */
static int snd_soc_hw_bulk_write_raw(struct snd_soc_codec *codec, unsigned int reg, static int snd_soc_hw_bulk_write_raw(struct snd_soc_codec *codec, unsigned int reg,
const void *data, size_t len) const void *data, size_t len)
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment