Commit 3dc1e685 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Linus Walleij

gpio: rcar: Add more register documentation

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 4d84b9e4
...@@ -39,18 +39,18 @@ struct gpio_rcar_priv { ...@@ -39,18 +39,18 @@ struct gpio_rcar_priv {
struct irq_chip irq_chip; struct irq_chip irq_chip;
}; };
#define IOINTSEL 0x00 #define IOINTSEL 0x00 /* General IO/Interrupt Switching Register */
#define INOUTSEL 0x04 #define INOUTSEL 0x04 /* General Input/Output Switching Register */
#define OUTDT 0x08 #define OUTDT 0x08 /* General Output Register */
#define INDT 0x0c #define INDT 0x0c /* General Input Register */
#define INTDT 0x10 #define INTDT 0x10 /* Interrupt Display Register */
#define INTCLR 0x14 #define INTCLR 0x14 /* Interrupt Clear Register */
#define INTMSK 0x18 #define INTMSK 0x18 /* Interrupt Mask Register */
#define MSKCLR 0x1c #define MSKCLR 0x1c /* Interrupt Mask Clear Register */
#define POSNEG 0x20 #define POSNEG 0x20 /* Positive/Negative Logic Select Register */
#define EDGLEVEL 0x24 #define EDGLEVEL 0x24 /* Edge/level Select Register */
#define FILONOFF 0x28 #define FILONOFF 0x28 /* Chattering Prevention On/Off Register */
#define BOTHEDGE 0x4c #define BOTHEDGE 0x4c /* One Edge/Both Edge Select Register */
#define RCAR_MAX_GPIO_PER_BANK 32 #define RCAR_MAX_GPIO_PER_BANK 32
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment