Commit 51982d8f authored by Sergei Shtylyov's avatar Sergei Shtylyov Committed by Simon Horman

ARM: dts: sk-rzg1m: add Ether pins

Add the (previously omitted) Ether/PHY pin data to the SK-RZG1M board's
device tree.
Signed-off-by: default avatarSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 403812e4
...@@ -44,6 +44,16 @@ scif0_pins: scif0 { ...@@ -44,6 +44,16 @@ scif0_pins: scif0 {
groups = "scif0_data_d"; groups = "scif0_data_d";
function = "scif0"; function = "scif0";
}; };
ether_pins: ether {
groups = "eth_link", "eth_mdio", "eth_rmii";
function = "eth";
};
phy1_pins: phy1 {
groups = "intc_irq0";
function = "intc";
};
}; };
&scif0 { &scif0 {
...@@ -54,6 +64,9 @@ &scif0 { ...@@ -54,6 +64,9 @@ &scif0 {
}; };
&ether { &ether {
pinctrl-0 = <&ether_pins &phy1_pins>;
pinctrl-names = "default";
phy-handle = <&phy1>; phy-handle = <&phy1>;
renesas,ether-link-active-low; renesas,ether-link-active-low;
status = "okay"; status = "okay";
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment