Commit 76d6172b authored by Ken Wang's avatar Ken Wang Committed by Alex Deucher

drm/amdgpu: correct reference clock value on vega10

Old value from bringup was wrong.

Cc: stable@vger.kernel.org
Signed-off-by: default avatarKen Wang <Ken.Wang@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 2dc8f81e
...@@ -279,10 +279,7 @@ static void soc15_init_golden_registers(struct amdgpu_device *adev) ...@@ -279,10 +279,7 @@ static void soc15_init_golden_registers(struct amdgpu_device *adev)
} }
static u32 soc15_get_xclk(struct amdgpu_device *adev) static u32 soc15_get_xclk(struct amdgpu_device *adev)
{ {
if (adev->asic_type == CHIP_VEGA10) return adev->clock.spll.reference_freq;
return adev->clock.spll.reference_freq/4;
else
return adev->clock.spll.reference_freq;
} }
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment