Commit 795c1b8d authored by shaoyunl's avatar shaoyunl Committed by Alex Deucher

drm/amdgpu: Adjust TMR address alignment as per HW requirement

According to HW engineer, they prefer the TMR address be "naturally aligned", e.g. the start address
must be an integer divide of TME size.
Signed-off-by: default avatarshaoyunl <shaoyun.liu@amd.com>
Acked-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent af67772d
...@@ -187,13 +187,13 @@ static int psp_tmr_init(struct psp_context *psp) ...@@ -187,13 +187,13 @@ static int psp_tmr_init(struct psp_context *psp)
int ret; int ret;
/* /*
* Allocate 3M memory aligned to 1M from Frame Buffer (local * According to HW engineer, they prefer the TMR address be "naturally
* physical). * aligned" , e.g. the start address be an integer divide of TMR size.
* *
* Note: this memory need be reserved till the driver * Note: this memory need be reserved till the driver
* uninitializes. * uninitializes.
*/ */
ret = amdgpu_bo_create_kernel(psp->adev, PSP_TMR_SIZE, 0x100000, ret = amdgpu_bo_create_kernel(psp->adev, PSP_TMR_SIZE, PSP_TMR_SIZE,
AMDGPU_GEM_DOMAIN_VRAM, AMDGPU_GEM_DOMAIN_VRAM,
&psp->tmr_bo, &psp->tmr_mc_addr, &psp->tmr_buf); &psp->tmr_bo, &psp->tmr_mc_addr, &psp->tmr_buf);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment