Commit 81609e3e authored by Avi Kivity's avatar Avi Kivity

KVM: Order segment register constants in the same way as cpu operand encoding

This can be used to simplify the x86 instruction decoder.
Signed-off-by: default avatarAvi Kivity <avi@qumranet.com>
parent f08864b4
......@@ -109,12 +109,12 @@ enum {
};
enum {
VCPU_SREG_ES,
VCPU_SREG_CS,
VCPU_SREG_SS,
VCPU_SREG_DS,
VCPU_SREG_ES,
VCPU_SREG_FS,
VCPU_SREG_GS,
VCPU_SREG_SS,
VCPU_SREG_TR,
VCPU_SREG_LDTR,
};
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment