Commit 99004858 authored by Vitaly Wool's avatar Vitaly Wool Committed by Ralf Baechle

[MIPS] pnx8xxx: clocksource cleanups

Signed-off-by: default avatarVitaly Wool <vitalywool@gmail.com>
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 8a39c520
...@@ -47,11 +47,6 @@ static struct clocksource pnx_clocksource = { ...@@ -47,11 +47,6 @@ static struct clocksource pnx_clocksource = {
.flags = CLOCK_SOURCE_IS_CONTINUOUS, .flags = CLOCK_SOURCE_IS_CONTINUOUS,
}; };
static void timer_ack(void)
{
write_c0_compare(cpj);
}
static irqreturn_t pnx8xxx_timer_interrupt(int irq, void *dev_id) static irqreturn_t pnx8xxx_timer_interrupt(int irq, void *dev_id)
{ {
struct clock_event_device *c = dev_id; struct clock_event_device *c = dev_id;
...@@ -94,15 +89,10 @@ static struct clock_event_device pnx8xxx_clockevent = { ...@@ -94,15 +89,10 @@ static struct clock_event_device pnx8xxx_clockevent = {
.set_next_event = pnx8xxx_set_next_event, .set_next_event = pnx8xxx_set_next_event,
}; };
/* static inline void timer_ack(void)
* plat_time_init() - it does the following things: {
* write_c0_compare(cpj);
* 1) plat_time_init() - }
* a) (optional) set up RTC routines,
* b) (optional) calibrate and set the mips_hpt_frequency
* (only needed if you intended to use cpu counter as timer interrupt
* source)
*/
__init void plat_time_init(void) __init void plat_time_init(void)
{ {
...@@ -115,9 +105,6 @@ __init void plat_time_init(void) ...@@ -115,9 +105,6 @@ __init void plat_time_init(void)
clockevents_register_device(&pnx8xxx_clockevent); clockevents_register_device(&pnx8xxx_clockevent);
clocksource_register(&pnx_clocksource); clocksource_register(&pnx_clocksource);
setup_irq(PNX8550_INT_TIMER1, &pnx8xxx_timer_irq);
setup_irq(PNX8550_INT_TIMER2, &monotonic_irqaction);
/* Timer 1 start */ /* Timer 1 start */
configPR = read_c0_config7(); configPR = read_c0_config7();
configPR &= ~0x00000008; configPR &= ~0x00000008;
...@@ -158,6 +145,6 @@ __init void plat_time_init(void) ...@@ -158,6 +145,6 @@ __init void plat_time_init(void)
write_c0_count2(0); write_c0_count2(0);
write_c0_compare2(0xffffffff); write_c0_compare2(0xffffffff);
setup_irq(PNX8550_INT_TIMER1, &pnx8xxx_timer_irq);
setup_irq(PNX8550_INT_TIMER2, &monotonic_irqaction);
} }
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment