Commit 9d43faac authored by Yishai Hadas's avatar Yishai Hadas Committed by Leon Romanovsky

net/mlx5: Update mlx5_ifc with DEVX UCTX capabilities bits

Expose device capabilities for DEVX user context, it includes which caps
the device is supported and a matching bit to set as part of user
context creation.
Signed-off-by: default avatarYishai Hadas <yishaih@mellanox.com>
Reviewed-by: default avatarArtemy Kovalyov <artemyko@mellanox.com>
Signed-off-by: default avatarLeon Romanovsky <leonro@mellanox.com>
parent 36ff4880
...@@ -883,6 +883,10 @@ enum { ...@@ -883,6 +883,10 @@ enum {
MLX5_CAP_UMR_FENCE_NONE = 0x2, MLX5_CAP_UMR_FENCE_NONE = 0x2,
}; };
enum {
MLX5_UCTX_CAP_RAW_TX = 1UL << 0,
};
struct mlx5_ifc_cmd_hca_cap_bits { struct mlx5_ifc_cmd_hca_cap_bits {
u8 reserved_at_0[0x30]; u8 reserved_at_0[0x30];
u8 vhca_id[0x10]; u8 vhca_id[0x10];
...@@ -1193,7 +1197,13 @@ struct mlx5_ifc_cmd_hca_cap_bits { ...@@ -1193,7 +1197,13 @@ struct mlx5_ifc_cmd_hca_cap_bits {
u8 num_vhca_ports[0x8]; u8 num_vhca_ports[0x8];
u8 reserved_at_618[0x6]; u8 reserved_at_618[0x6];
u8 sw_owner_id[0x1]; u8 sw_owner_id[0x1];
u8 reserved_at_61f[0x1e1]; u8 reserved_at_61f[0x1];
u8 reserved_at_620[0x80];
u8 uctx_cap[0x20];
u8 reserved_at_6c0[0x140];
}; };
enum mlx5_flow_destination_type { enum mlx5_flow_destination_type {
...@@ -9276,7 +9286,9 @@ struct mlx5_ifc_umem_bits { ...@@ -9276,7 +9286,9 @@ struct mlx5_ifc_umem_bits {
struct mlx5_ifc_uctx_bits { struct mlx5_ifc_uctx_bits {
u8 modify_field_select[0x40]; u8 modify_field_select[0x40];
u8 reserved_at_40[0x1c0]; u8 cap[0x20];
u8 reserved_at_60[0x1a0];
}; };
struct mlx5_ifc_create_umem_in_bits { struct mlx5_ifc_create_umem_in_bits {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment