Commit ab5beca8 authored by Ben Skeggs's avatar Ben Skeggs

drm/nouveau/mc: bracket interrupt handler with NV_PMC_INTR_EN disable/re-enable

This looks to be what NVIDIA do pretty much everywhere, since forever.
Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent 6dcee40a
...@@ -33,6 +33,9 @@ nouveau_mc_intr(int irq, void *arg) ...@@ -33,6 +33,9 @@ nouveau_mc_intr(int irq, void *arg)
struct nouveau_subdev *unit; struct nouveau_subdev *unit;
u32 intr, stat; u32 intr, stat;
nv_wr32(pmc, 0x000140, 0x00000000);
nv_rd32(pmc, 0x000140);
intr = nv_rd32(pmc, 0x000100); intr = nv_rd32(pmc, 0x000100);
if (intr == 0xffffffff) /* likely fallen off the bus */ if (intr == 0xffffffff) /* likely fallen off the bus */
intr = 0x00000000; intr = 0x00000000;
...@@ -54,6 +57,7 @@ nouveau_mc_intr(int irq, void *arg) ...@@ -54,6 +57,7 @@ nouveau_mc_intr(int irq, void *arg)
nv_error(pmc, "unknown intr 0x%08x\n", stat); nv_error(pmc, "unknown intr 0x%08x\n", stat);
} }
nv_wr32(pmc, 0x000140, 0x00000001);
return intr ? IRQ_HANDLED : IRQ_NONE; return intr ? IRQ_HANDLED : IRQ_NONE;
} }
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment