Commit aed058e8 authored by Simone Zinanni's avatar Simone Zinanni Committed by Jaroslav Kysela

[ALSA] Provides preliminary support for the Terratec Phase 28 card

ICE1712 driver
Provides preliminary support for the Terratec Phase 28 card.
Not extensively tested and probably buggy, but it seems to work.
Signed-off-by: default avatarSimone Zinanni <simone@develer.com>
Signed-off-by: default avatarTakashi Iwai <tiwai@suse.de>
parent fd9a98ec
......@@ -373,6 +373,11 @@ struct _snd_ice1712 {
unsigned short master[2];
unsigned short vol[8];
} aureon;
/* AC97 register cache for Phase28 */
struct phase28_spec {
unsigned short master[2];
unsigned short vol[8];
} phase28;
/* Hoontech-specific setting */
struct hoontech_spec {
unsigned char boxbits[4];
......
This diff is collapsed.
......@@ -24,11 +24,28 @@
*
*/
#define PHASE_DEVICE_DESC "{Terratec,Phase 22},"
#define PHASE_DEVICE_DESC "{Terratec,Phase 22},"\
"{Terratec,Phase 28},"
#define VT1724_SUBDEVICE_PHASE22 0x3b155011
#define VT1724_SUBDEVICE_PHASE28 0x3b154911
/* entry point */
extern struct snd_ice1712_card_info snd_vt1724_phase_cards[];
/* PHASE28 GPIO bits */
#define PHASE28_SPI_MISO (1 << 21)
#define PHASE28_WM_RESET (1 << 20)
#define PHASE28_SPI_CLK (1 << 19)
#define PHASE28_SPI_MOSI (1 << 18)
#define PHASE28_WM_RW (1 << 17)
#define PHASE28_AC97_RESET (1 << 16)
#define PHASE28_DIGITAL_SEL1 (1 << 15)
#define PHASE28_HP_SEL (1 << 14)
#define PHASE28_WM_CS (1 << 12)
#define PHASE28_AC97_COMMIT (1 << 11)
#define PHASE28_AC97_ADDR (1 << 10)
#define PHASE28_AC97_DATA_LOW (1 << 9)
#define PHASE28_AC97_DATA_HIGH (1 << 8)
#define PHASE28_AC97_DATA_MASK 0xFF
#endif /* __SOUND_PHASE */
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment