Commit beab375a authored by Ralf Baechle's avatar Ralf Baechle

[MIPS] Treat CPUs with AR bit as physically indexed.

Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 92c7b62f
...@@ -1009,10 +1009,15 @@ static void __init probe_pcache(void) ...@@ -1009,10 +1009,15 @@ static void __init probe_pcache(void)
break; break;
case CPU_24K: case CPU_24K:
case CPU_34K: case CPU_34K:
if (!(read_c0_config7() & (1 << 16))) if ((read_c0_config7() & (1 << 16))) {
/* effectively physically indexed dcache,
thus no virtual aliases. */
c->dcache.flags |= MIPS_CACHE_PINDEX;
break;
}
default: default:
if (c->dcache.waysize > PAGE_SIZE) if (c->dcache.waysize > PAGE_SIZE)
c->dcache.flags |= MIPS_CACHE_ALIASES; c->dcache.flags |= MIPS_CACHE_ALIASES;
} }
switch (c->cputype) { switch (c->cputype) {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment