Commit d02f74aa authored by Lucas Stach's avatar Lucas Stach Committed by Shawn Guo

ARM: dts: imx6: edmqmx6: add pinctrl for pfuze irq gpio

Signed-off-by: default avatarLucas Stach <l.stach@pengutronix.de>
Signed-off-by: default avatarShawn Guo <shawn.guo@freescale.com>
parent dbfcaed6
...@@ -109,7 +109,8 @@ &i2c2 { ...@@ -109,7 +109,8 @@ &i2c2 {
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_i2c2 pinctrl-0 = <&pinctrl_i2c2
&pinctrl_stmpe1 &pinctrl_stmpe1
&pinctrl_stmpe2>; &pinctrl_stmpe2
&pinctrl_pfuze>;
status = "okay"; status = "okay";
pmic: pfuze100@08 { pmic: pfuze100@08 {
...@@ -295,6 +296,12 @@ MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1 ...@@ -295,6 +296,12 @@ MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
>; >;
}; };
pinctrl_pfuze: pfuze100grp1 {
fsl,pins = <
MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x80000000
>;
};
pinctrl_stmpe1: stmpe1grp { pinctrl_stmpe1: stmpe1grp {
fsl,pins = <MX6QDL_PAD_EIM_D30__GPIO3_IO30 0x80000000>; fsl,pins = <MX6QDL_PAD_EIM_D30__GPIO3_IO30 0x80000000>;
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment