Commit e34568b8 authored by Alex Deucher's avatar Alex Deucher

drm/radeon/dpm: fix UVD clock setting on SI

Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent d434e81e
......@@ -5883,7 +5883,7 @@ int si_dpm_set_power_state(struct radeon_device *rdev)
}
if (eg_pi->pcie_performance_request)
si_request_link_speed_change_before_state_change(rdev, new_ps, old_ps);
rv770_set_uvd_clock_before_set_eng_clock(rdev, new_ps, old_ps);
ni_set_uvd_clock_before_set_eng_clock(rdev, new_ps, old_ps);
ret = si_enable_power_containment(rdev, new_ps, false);
if (ret) {
DRM_ERROR("si_enable_power_containment failed\n");
......@@ -5948,7 +5948,7 @@ int si_dpm_set_power_state(struct radeon_device *rdev)
DRM_ERROR("si_set_sw_state failed\n");
return ret;
}
rv770_set_uvd_clock_after_set_eng_clock(rdev, new_ps, old_ps);
ni_set_uvd_clock_after_set_eng_clock(rdev, new_ps, old_ps);
if (eg_pi->pcie_performance_request)
si_notify_link_speed_change_after_state_change(rdev, new_ps, old_ps);
ret = si_set_power_state_conditionally_enable_ulv(rdev, new_ps);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment