Commit e5aefb38 authored by Masahiro Yamada's avatar Masahiro Yamada

arm64: dts: uniphier: add Denali NAND controller nodes

Add NAND controller node to LD11 and LD20.  Neither of them supports
the CS1 line, so pinctrl is set up for a single CS line.
Signed-off-by: default avatarMasahiro Yamada <yamada.masahiro@socionext.com>
parent 6b8b062e
...@@ -68,3 +68,7 @@ &usb1 { ...@@ -68,3 +68,7 @@ &usb1 {
&usb2 { &usb2 {
status = "okay"; status = "okay";
}; };
&nand {
status = "okay";
};
...@@ -372,6 +372,17 @@ watchdog { ...@@ -372,6 +372,17 @@ watchdog {
compatible = "socionext,uniphier-wdt"; compatible = "socionext,uniphier-wdt";
}; };
}; };
nand: nand@68000000 {
compatible = "socionext,uniphier-denali-nand-v5b";
status = "disabled";
reg-names = "nand_data", "denali_reg";
reg = <0x68000000 0x20>, <0x68100000 0x1000>;
interrupts = <0 65 4>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_nand>;
clocks = <&sys_clk 2>;
};
}; };
}; };
......
...@@ -50,3 +50,7 @@ &serial1 { ...@@ -50,3 +50,7 @@ &serial1 {
&i2c0 { &i2c0 {
status = "okay"; status = "okay";
}; };
&nand {
status = "okay";
};
...@@ -393,6 +393,17 @@ watchdog { ...@@ -393,6 +393,17 @@ watchdog {
compatible = "socionext,uniphier-wdt"; compatible = "socionext,uniphier-wdt";
}; };
}; };
nand: nand@68000000 {
compatible = "socionext,uniphier-denali-nand-v5b";
status = "disabled";
reg-names = "nand_data", "denali_reg";
reg = <0x68000000 0x20>, <0x68100000 0x1000>;
interrupts = <0 65 4>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_nand>;
clocks = <&sys_clk 2>;
};
}; };
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment