Commit f3a8b664 authored by Ben Skeggs's avatar Ben Skeggs

drm/nouveau: silence sparse warnings about symbols not being marked static

Signed-off-by: default avatarBen Skeggs <bskeggs@redhat.com>
parent 91cf301f
...@@ -157,4 +157,6 @@ struct nvkm_ram_func { ...@@ -157,4 +157,6 @@ struct nvkm_ram_func {
int (*prog)(struct nvkm_ram *); int (*prog)(struct nvkm_ram *);
void (*tidy)(struct nvkm_ram *); void (*tidy)(struct nvkm_ram *);
}; };
extern const u8 gf100_pte_storage_type_map[256];
#endif #endif
...@@ -109,5 +109,6 @@ nouveau_connector_create(struct drm_device *, int index); ...@@ -109,5 +109,6 @@ nouveau_connector_create(struct drm_device *, int index);
extern int nouveau_tv_disable; extern int nouveau_tv_disable;
extern int nouveau_ignorelid; extern int nouveau_ignorelid;
extern int nouveau_duallink; extern int nouveau_duallink;
extern int nouveau_hdmimhz;
#endif /* __NOUVEAU_CONNECTOR_H__ */ #endif /* __NOUVEAU_CONNECTOR_H__ */
...@@ -1037,6 +1037,7 @@ static void nouveau_display_options(void) ...@@ -1037,6 +1037,7 @@ static void nouveau_display_options(void)
DRM_DEBUG_DRIVER("... modeset : %d\n", nouveau_modeset); DRM_DEBUG_DRIVER("... modeset : %d\n", nouveau_modeset);
DRM_DEBUG_DRIVER("... runpm : %d\n", nouveau_runtime_pm); DRM_DEBUG_DRIVER("... runpm : %d\n", nouveau_runtime_pm);
DRM_DEBUG_DRIVER("... vram_pushbuf : %d\n", nouveau_vram_pushbuf); DRM_DEBUG_DRIVER("... vram_pushbuf : %d\n", nouveau_vram_pushbuf);
DRM_DEBUG_DRIVER("... hdmimhz : %d\n", nouveau_hdmimhz);
} }
static const struct dev_pm_ops nouveau_pm_ops = { static const struct dev_pm_ops nouveau_pm_ops = {
......
...@@ -55,7 +55,7 @@ nvif_client_fini(struct nvif_client *client) ...@@ -55,7 +55,7 @@ nvif_client_fini(struct nvif_client *client)
} }
} }
const struct nvif_driver * static const struct nvif_driver *
nvif_drivers[] = { nvif_drivers[] = {
#ifdef __KERNEL__ #ifdef __KERNEL__
&nvif_driver_nvkm, &nvif_driver_nvkm,
......
uint32_t gf100_ce_data[] = { static uint32_t gf100_ce_data[] = {
/* 0x0000: ctx_object */ /* 0x0000: ctx_object */
0x00000000, 0x00000000,
/* 0x0004: ctx_query_address_high */ /* 0x0004: ctx_query_address_high */
...@@ -171,7 +171,7 @@ uint32_t gf100_ce_data[] = { ...@@ -171,7 +171,7 @@ uint32_t gf100_ce_data[] = {
0x00000800, 0x00000800,
}; };
uint32_t gf100_ce_code[] = { static uint32_t gf100_ce_code[] = {
/* 0x0000: main */ /* 0x0000: main */
0x04fe04bd, 0x04fe04bd,
0x3517f000, 0x3517f000,
......
uint32_t gt215_ce_data[] = { static uint32_t gt215_ce_data[] = {
/* 0x0000: ctx_object */ /* 0x0000: ctx_object */
0x00000000, 0x00000000,
/* 0x0004: ctx_dma */ /* 0x0004: ctx_dma */
...@@ -183,7 +183,7 @@ uint32_t gt215_ce_data[] = { ...@@ -183,7 +183,7 @@ uint32_t gt215_ce_data[] = {
0x00000800, 0x00000800,
}; };
uint32_t gt215_ce_code[] = { static uint32_t gt215_ce_code[] = {
/* 0x0000: main */ /* 0x0000: main */
0x04fe04bd, 0x04fe04bd,
0x3517f000, 0x3517f000,
......
...@@ -26,7 +26,7 @@ ...@@ -26,7 +26,7 @@
#include <nvif/class.h> #include <nvif/class.h>
const struct nv50_disp_mthd_list static const struct nv50_disp_mthd_list
g94_disp_core_mthd_sor = { g94_disp_core_mthd_sor = {
.mthd = 0x0040, .mthd = 0x0040,
.addr = 0x000008, .addr = 0x000008,
...@@ -43,8 +43,8 @@ g94_disp_core_chan_mthd = { ...@@ -43,8 +43,8 @@ g94_disp_core_chan_mthd = {
.prev = 0x000004, .prev = 0x000004,
.data = { .data = {
{ "Global", 1, &nv50_disp_core_mthd_base }, { "Global", 1, &nv50_disp_core_mthd_base },
{ "DAC", 3, &g84_disp_core_mthd_dac }, { "DAC", 3, &g84_disp_core_mthd_dac },
{ "SOR", 4, &g94_disp_core_mthd_sor }, { "SOR", 4, &g94_disp_core_mthd_sor },
{ "PIOR", 3, &nv50_disp_core_mthd_pior }, { "PIOR", 3, &nv50_disp_core_mthd_pior },
{ "HEAD", 2, &g84_disp_core_mthd_head }, { "HEAD", 2, &g84_disp_core_mthd_head },
{} {}
......
...@@ -59,7 +59,7 @@ gp104_disp_core_init(struct nv50_disp_dmac *chan) ...@@ -59,7 +59,7 @@ gp104_disp_core_init(struct nv50_disp_dmac *chan)
return 0; return 0;
} }
const struct nv50_disp_dmac_func static const struct nv50_disp_dmac_func
gp104_disp_core_func = { gp104_disp_core_func = {
.init = gp104_disp_core_init, .init = gp104_disp_core_init,
.fini = gf119_disp_core_fini, .fini = gf119_disp_core_fini,
......
uint32_t gf100_grgpc_data[] = { static uint32_t gf100_grgpc_data[] = {
/* 0x0000: gpc_mmio_list_head */ /* 0x0000: gpc_mmio_list_head */
0x00000064, 0x00000064,
/* 0x0004: gpc_mmio_list_tail */ /* 0x0004: gpc_mmio_list_tail */
...@@ -36,7 +36,7 @@ uint32_t gf100_grgpc_data[] = { ...@@ -36,7 +36,7 @@ uint32_t gf100_grgpc_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gf100_grgpc_code[] = { static uint32_t gf100_grgpc_code[] = {
0x03a10ef5, 0x03a10ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gf117_grgpc_data[] = { static uint32_t gf117_grgpc_data[] = {
/* 0x0000: gpc_mmio_list_head */ /* 0x0000: gpc_mmio_list_head */
0x0000006c, 0x0000006c,
/* 0x0004: gpc_mmio_list_tail */ /* 0x0004: gpc_mmio_list_tail */
...@@ -40,7 +40,7 @@ uint32_t gf117_grgpc_data[] = { ...@@ -40,7 +40,7 @@ uint32_t gf117_grgpc_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gf117_grgpc_code[] = { static uint32_t gf117_grgpc_code[] = {
0x03a10ef5, 0x03a10ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gk104_grgpc_data[] = { static uint32_t gk104_grgpc_data[] = {
/* 0x0000: gpc_mmio_list_head */ /* 0x0000: gpc_mmio_list_head */
0x0000006c, 0x0000006c,
/* 0x0004: gpc_mmio_list_tail */ /* 0x0004: gpc_mmio_list_tail */
...@@ -40,7 +40,7 @@ uint32_t gk104_grgpc_data[] = { ...@@ -40,7 +40,7 @@ uint32_t gk104_grgpc_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gk104_grgpc_code[] = { static uint32_t gk104_grgpc_code[] = {
0x03a10ef5, 0x03a10ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gk110_grgpc_data[] = { static uint32_t gk110_grgpc_data[] = {
/* 0x0000: gpc_mmio_list_head */ /* 0x0000: gpc_mmio_list_head */
0x0000006c, 0x0000006c,
/* 0x0004: gpc_mmio_list_tail */ /* 0x0004: gpc_mmio_list_tail */
...@@ -40,7 +40,7 @@ uint32_t gk110_grgpc_data[] = { ...@@ -40,7 +40,7 @@ uint32_t gk110_grgpc_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gk110_grgpc_code[] = { static uint32_t gk110_grgpc_code[] = {
0x03a10ef5, 0x03a10ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gk208_grgpc_data[] = { static uint32_t gk208_grgpc_data[] = {
/* 0x0000: gpc_mmio_list_head */ /* 0x0000: gpc_mmio_list_head */
0x0000006c, 0x0000006c,
/* 0x0004: gpc_mmio_list_tail */ /* 0x0004: gpc_mmio_list_tail */
...@@ -40,7 +40,7 @@ uint32_t gk208_grgpc_data[] = { ...@@ -40,7 +40,7 @@ uint32_t gk208_grgpc_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gk208_grgpc_code[] = { static uint32_t gk208_grgpc_code[] = {
0x03140ef5, 0x03140ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gm107_grgpc_data[] = { static uint32_t gm107_grgpc_data[] = {
/* 0x0000: gpc_mmio_list_head */ /* 0x0000: gpc_mmio_list_head */
0x0000006c, 0x0000006c,
/* 0x0004: gpc_mmio_list_tail */ /* 0x0004: gpc_mmio_list_tail */
...@@ -40,7 +40,7 @@ uint32_t gm107_grgpc_data[] = { ...@@ -40,7 +40,7 @@ uint32_t gm107_grgpc_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gm107_grgpc_code[] = { static uint32_t gm107_grgpc_code[] = {
0x03410ef5, 0x03410ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gf100_grhub_data[] = { static uint32_t gf100_grhub_data[] = {
/* 0x0000: hub_mmio_list_head */ /* 0x0000: hub_mmio_list_head */
0x00000300, 0x00000300,
/* 0x0004: hub_mmio_list_tail */ /* 0x0004: hub_mmio_list_tail */
...@@ -205,7 +205,7 @@ uint32_t gf100_grhub_data[] = { ...@@ -205,7 +205,7 @@ uint32_t gf100_grhub_data[] = {
0x0417e91c, 0x0417e91c,
}; };
uint32_t gf100_grhub_code[] = { static uint32_t gf100_grhub_code[] = {
0x039b0ef5, 0x039b0ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gf117_grhub_data[] = { static uint32_t gf117_grhub_data[] = {
/* 0x0000: hub_mmio_list_head */ /* 0x0000: hub_mmio_list_head */
0x00000300, 0x00000300,
/* 0x0004: hub_mmio_list_tail */ /* 0x0004: hub_mmio_list_tail */
...@@ -205,7 +205,7 @@ uint32_t gf117_grhub_data[] = { ...@@ -205,7 +205,7 @@ uint32_t gf117_grhub_data[] = {
0x0417e91c, 0x0417e91c,
}; };
uint32_t gf117_grhub_code[] = { static uint32_t gf117_grhub_code[] = {
0x039b0ef5, 0x039b0ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gk104_grhub_data[] = { static uint32_t gk104_grhub_data[] = {
/* 0x0000: hub_mmio_list_head */ /* 0x0000: hub_mmio_list_head */
0x00000300, 0x00000300,
/* 0x0004: hub_mmio_list_tail */ /* 0x0004: hub_mmio_list_tail */
...@@ -205,7 +205,7 @@ uint32_t gk104_grhub_data[] = { ...@@ -205,7 +205,7 @@ uint32_t gk104_grhub_data[] = {
0x0417e91c, 0x0417e91c,
}; };
uint32_t gk104_grhub_code[] = { static uint32_t gk104_grhub_code[] = {
0x039b0ef5, 0x039b0ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gk110_grhub_data[] = { static uint32_t gk110_grhub_data[] = {
/* 0x0000: hub_mmio_list_head */ /* 0x0000: hub_mmio_list_head */
0x00000300, 0x00000300,
/* 0x0004: hub_mmio_list_tail */ /* 0x0004: hub_mmio_list_tail */
...@@ -205,7 +205,7 @@ uint32_t gk110_grhub_data[] = { ...@@ -205,7 +205,7 @@ uint32_t gk110_grhub_data[] = {
0x0417e91c, 0x0417e91c,
}; };
uint32_t gk110_grhub_code[] = { static uint32_t gk110_grhub_code[] = {
0x039b0ef5, 0x039b0ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gk208_grhub_data[] = { static uint32_t gk208_grhub_data[] = {
/* 0x0000: hub_mmio_list_head */ /* 0x0000: hub_mmio_list_head */
0x00000300, 0x00000300,
/* 0x0004: hub_mmio_list_tail */ /* 0x0004: hub_mmio_list_tail */
...@@ -205,7 +205,7 @@ uint32_t gk208_grhub_data[] = { ...@@ -205,7 +205,7 @@ uint32_t gk208_grhub_data[] = {
0x0417e91c, 0x0417e91c,
}; };
uint32_t gk208_grhub_code[] = { static uint32_t gk208_grhub_code[] = {
0x030e0ef5, 0x030e0ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
uint32_t gm107_grhub_data[] = { static uint32_t gm107_grhub_data[] = {
/* 0x0000: hub_mmio_list_head */ /* 0x0000: hub_mmio_list_head */
0x00000300, 0x00000300,
/* 0x0004: hub_mmio_list_tail */ /* 0x0004: hub_mmio_list_tail */
...@@ -205,7 +205,7 @@ uint32_t gm107_grhub_data[] = { ...@@ -205,7 +205,7 @@ uint32_t gm107_grhub_data[] = {
0x0417e91c, 0x0417e91c,
}; };
uint32_t gm107_grhub_code[] = { static uint32_t gm107_grhub_code[] = {
0x030e0ef5, 0x030e0ef5,
/* 0x0004: queue_put */ /* 0x0004: queue_put */
0x9800d898, 0x9800d898,
......
...@@ -102,7 +102,7 @@ gf117_gr_pack_mmio[] = { ...@@ -102,7 +102,7 @@ gf117_gr_pack_mmio[] = {
#include "fuc/hubgf117.fuc3.h" #include "fuc/hubgf117.fuc3.h"
struct gf100_gr_ucode static struct gf100_gr_ucode
gf117_gr_fecs_ucode = { gf117_gr_fecs_ucode = {
.code.data = gf117_grhub_code, .code.data = gf117_grhub_code,
.code.size = sizeof(gf117_grhub_code), .code.size = sizeof(gf117_grhub_code),
...@@ -112,7 +112,7 @@ gf117_gr_fecs_ucode = { ...@@ -112,7 +112,7 @@ gf117_gr_fecs_ucode = {
#include "fuc/gpcgf117.fuc3.h" #include "fuc/gpcgf117.fuc3.h"
struct gf100_gr_ucode static struct gf100_gr_ucode
gf117_gr_gpccs_ucode = { gf117_gr_gpccs_ucode = {
.code.data = gf117_grgpc_code, .code.data = gf117_grgpc_code,
.code.size = sizeof(gf117_grgpc_code), .code.size = sizeof(gf117_grgpc_code),
......
...@@ -102,7 +102,7 @@ gf100_pm_gpc[] = { ...@@ -102,7 +102,7 @@ gf100_pm_gpc[] = {
{} {}
}; };
const struct nvkm_specdom static const struct nvkm_specdom
gf100_pm_part[] = { gf100_pm_part[] = {
{ 0xe0, (const struct nvkm_specsig[]) { { 0xe0, (const struct nvkm_specsig[]) {
{ 0x0f, "part00_pbfb_00", gf100_pbfb_sources }, { 0x0f, "part00_pbfb_00", gf100_pbfb_sources },
......
uint32_t g98_sec_data[] = { static uint32_t g98_sec_data[] = {
/* 0x0000: ctx_dma */ /* 0x0000: ctx_dma */
/* 0x0000: ctx_dma_query */ /* 0x0000: ctx_dma_query */
0x00000000, 0x00000000,
...@@ -150,7 +150,7 @@ uint32_t g98_sec_data[] = { ...@@ -150,7 +150,7 @@ uint32_t g98_sec_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t g98_sec_code[] = { static uint32_t g98_sec_code[] = {
0x17f004bd, 0x17f004bd,
0x0010fe35, 0x0010fe35,
0xf10004fe, 0xf10004fe,
......
...@@ -420,8 +420,6 @@ gf100_ram_tidy(struct nvkm_ram *base) ...@@ -420,8 +420,6 @@ gf100_ram_tidy(struct nvkm_ram *base)
ram_exec(&ram->fuc, false); ram_exec(&ram->fuc, false);
} }
extern const u8 gf100_pte_storage_type_map[256];
void void
gf100_ram_put(struct nvkm_ram *ram, struct nvkm_mem **pmem) gf100_ram_put(struct nvkm_ram *ram, struct nvkm_mem **pmem)
{ {
......
...@@ -74,7 +74,7 @@ nvkm_i2c_aux_i2c_func(struct i2c_adapter *adap) ...@@ -74,7 +74,7 @@ nvkm_i2c_aux_i2c_func(struct i2c_adapter *adap)
return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL; return I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;
} }
const struct i2c_algorithm static const struct i2c_algorithm
nvkm_i2c_aux_i2c_algo = { nvkm_i2c_aux_i2c_algo = {
.master_xfer = nvkm_i2c_aux_i2c_xfer, .master_xfer = nvkm_i2c_aux_i2c_xfer,
.functionality = nvkm_i2c_aux_i2c_func .functionality = nvkm_i2c_aux_i2c_func
......
...@@ -288,7 +288,8 @@ nvkm_iccsense_init(struct nvkm_subdev *subdev) ...@@ -288,7 +288,8 @@ nvkm_iccsense_init(struct nvkm_subdev *subdev)
return 0; return 0;
} }
struct nvkm_subdev_func iccsense_func = { static const struct nvkm_subdev_func
iccsense_func = {
.oneinit = nvkm_iccsense_oneinit, .oneinit = nvkm_iccsense_oneinit,
.init = nvkm_iccsense_init, .init = nvkm_iccsense_init,
.dtor = nvkm_iccsense_dtor, .dtor = nvkm_iccsense_dtor,
......
...@@ -104,7 +104,7 @@ nvkm_instobj_dtor(struct nvkm_memory *memory) ...@@ -104,7 +104,7 @@ nvkm_instobj_dtor(struct nvkm_memory *memory)
return iobj; return iobj;
} }
const struct nvkm_memory_func static const struct nvkm_memory_func
nvkm_instobj_func = { nvkm_instobj_func = {
.dtor = nvkm_instobj_dtor, .dtor = nvkm_instobj_dtor,
.target = nvkm_instobj_target, .target = nvkm_instobj_target,
...@@ -156,7 +156,7 @@ nvkm_instobj_wr32_slow(struct nvkm_memory *memory, u64 offset, u32 data) ...@@ -156,7 +156,7 @@ nvkm_instobj_wr32_slow(struct nvkm_memory *memory, u64 offset, u32 data)
return nvkm_wo32(iobj->parent, offset, data); return nvkm_wo32(iobj->parent, offset, data);
} }
const struct nvkm_memory_func static const struct nvkm_memory_func
nvkm_instobj_func_slow = { nvkm_instobj_func_slow = {
.dtor = nvkm_instobj_dtor, .dtor = nvkm_instobj_dtor,
.target = nvkm_instobj_target, .target = nvkm_instobj_target,
......
...@@ -34,7 +34,7 @@ g84_mc_reset[] = { ...@@ -34,7 +34,7 @@ g84_mc_reset[] = {
{} {}
}; };
const struct nvkm_mc_map static const struct nvkm_mc_map
g84_mc_intr[] = { g84_mc_intr[] = {
{ 0x04000000, NVKM_ENGINE_DISP }, { 0x04000000, NVKM_ENGINE_DISP },
{ 0x00020000, NVKM_ENGINE_VP }, { 0x00020000, NVKM_ENGINE_VP },
......
uint32_t gf100_pmu_data[] = { static uint32_t gf100_pmu_data[] = {
/* 0x0000: proc_kern */ /* 0x0000: proc_kern */
0x52544e49, 0x52544e49,
0x00000000, 0x00000000,
...@@ -916,7 +916,7 @@ uint32_t gf100_pmu_data[] = { ...@@ -916,7 +916,7 @@ uint32_t gf100_pmu_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gf100_pmu_code[] = { static uint32_t gf100_pmu_code[] = {
0x03920ef5, 0x03920ef5,
/* 0x0004: rd32 */ /* 0x0004: rd32 */
0x07a007f1, 0x07a007f1,
......
uint32_t gf119_pmu_data[] = { static uint32_t gf119_pmu_data[] = {
/* 0x0000: proc_kern */ /* 0x0000: proc_kern */
0x52544e49, 0x52544e49,
0x00000000, 0x00000000,
...@@ -915,7 +915,7 @@ uint32_t gf119_pmu_data[] = { ...@@ -915,7 +915,7 @@ uint32_t gf119_pmu_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gf119_pmu_code[] = { static uint32_t gf119_pmu_code[] = {
0x03410ef5, 0x03410ef5,
/* 0x0004: rd32 */ /* 0x0004: rd32 */
0x07a007f1, 0x07a007f1,
......
uint32_t gk208_pmu_data[] = { static uint32_t gk208_pmu_data[] = {
/* 0x0000: proc_kern */ /* 0x0000: proc_kern */
0x52544e49, 0x52544e49,
0x00000000, 0x00000000,
...@@ -915,7 +915,7 @@ uint32_t gk208_pmu_data[] = { ...@@ -915,7 +915,7 @@ uint32_t gk208_pmu_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gk208_pmu_code[] = { static uint32_t gk208_pmu_code[] = {
0x02f90ef5, 0x02f90ef5,
/* 0x0004: rd32 */ /* 0x0004: rd32 */
0xf607a040, 0xf607a040,
......
uint32_t gt215_pmu_data[] = { static uint32_t gt215_pmu_data[] = {
/* 0x0000: proc_kern */ /* 0x0000: proc_kern */
0x52544e49, 0x52544e49,
0x00000000, 0x00000000,
...@@ -916,7 +916,7 @@ uint32_t gt215_pmu_data[] = { ...@@ -916,7 +916,7 @@ uint32_t gt215_pmu_data[] = {
0x00000000, 0x00000000,
}; };
uint32_t gt215_pmu_code[] = { static uint32_t gt215_pmu_code[] = {
0x03920ef5, 0x03920ef5,
/* 0x0004: rd32 */ /* 0x0004: rd32 */
0x07a007f1, 0x07a007f1,
......
...@@ -25,7 +25,7 @@ ...@@ -25,7 +25,7 @@
#include <core/tegra.h> #include <core/tegra.h>
const struct cvb_coef gm20b_cvb_coef[] = { static const struct cvb_coef gm20b_cvb_coef[] = {
/* KHz, c0, c1, c2 */ /* KHz, c0, c1, c2 */
/* 76800 */ { 1786666, -85625, 1632 }, /* 76800 */ { 1786666, -85625, 1632 },
/* 153600 */ { 1846729, -87525, 1632 }, /* 153600 */ { 1846729, -87525, 1632 },
...@@ -58,7 +58,7 @@ static const struct cvb_coef gm20b_na_cvb_coef[] = { ...@@ -58,7 +58,7 @@ static const struct cvb_coef gm20b_na_cvb_coef[] = {
/* 998400 */ { 1316991, 8144, -940, 808, -21583, 226 }, /* 998400 */ { 1316991, 8144, -940, 808, -21583, 226 },
}; };
const u32 speedo_to_vmin[] = { static const u32 speedo_to_vmin[] = {
/* 0, 1, 2, 3, 4, */ /* 0, 1, 2, 3, 4, */
950000, 840000, 818750, 840000, 810000, 950000, 840000, 818750, 840000, 810000,
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment