Commit f64992d1 authored by Andrew Lunn's avatar Andrew Lunn Committed by Shawn Guo

ARM: dts: imx6: RDU2: Add Switch interrupts

The Marvell switch has its interrupt pin connected to a GPIO
line. Wire this up in the device tree. This then allows us to use
interrupts from the embedded Ethernet PHYs in the switch. Also wire
them up in device tree.
Signed-off-by: default avatarAndrew Lunn <andrew@lunn.ch>
Tested-by: default avatarChris Healy <cphealy@gmail.com>
Reviewed-by: default avatarFabio Estevam <fabio.estevam@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent cefffa06
...@@ -630,13 +630,19 @@ mdio { ...@@ -630,13 +630,19 @@ mdio {
#size-cells = <0>; #size-cells = <0>;
status = "okay"; status = "okay";
switch@0 { switch: switch@0 {
compatible = "marvell,mv88e6085"; compatible = "marvell,mv88e6085";
pinctrl-0 = <&pinctrl_switch_irq>;
pinctrl-names = "default";
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
reg = <0>; reg = <0>;
dsa,member = <0 0>; dsa,member = <0 0>;
eeprom-length = <512>; eeprom-length = <512>;
interrupt-parent = <&gpio6>;
interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
interrupt-controller;
#interrupt-cells = <2>;
ports { ports {
#address-cells = <1>; #address-cells = <1>;
...@@ -645,11 +651,13 @@ ports { ...@@ -645,11 +651,13 @@ ports {
port@0 { port@0 {
reg = <0>; reg = <0>;
label = "gigabit_proc"; label = "gigabit_proc";
phy-handle = <&switchphy0>;
}; };
port@1 { port@1 {
reg = <1>; reg = <1>;
label = "netaux"; label = "netaux";
phy-handle = <&switchphy1>;
}; };
port@2 { port@2 {
...@@ -666,11 +674,48 @@ fixed-link { ...@@ -666,11 +674,48 @@ fixed-link {
port@3 { port@3 {
reg = <3>; reg = <3>;
label = "netright"; label = "netright";
phy-handle = <&switchphy3>;
}; };
port@4 { port@4 {
reg = <4>; reg = <4>;
label = "netleft"; label = "netleft";
phy-handle = <&switchphy4>;
};
};
mdio {
#address-cells = <1>;
#size-cells = <0>;
switchphy0: switchphy@0 {
reg = <0>;
interrupt-parent = <&switch>;
interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;
};
switchphy1: switchphy@1 {
reg = <1>;
interrupt-parent = <&switch>;
interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
};
switchphy2: switchphy@2 {
reg = <2>;
interrupt-parent = <&switch>;
interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
};
switchphy3: switchphy@3 {
reg = <3>;
interrupt-parent = <&switch>;
interrupts = <3 IRQ_TYPE_LEVEL_HIGH>;
};
switchphy4: switchphy@4 {
reg = <4>;
interrupt-parent = <&switch>;
interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
}; };
}; };
}; };
...@@ -891,6 +936,12 @@ MX6QDL_PAD_EIM_D30__GPIO3_IO30 0x40010000 ...@@ -891,6 +936,12 @@ MX6QDL_PAD_EIM_D30__GPIO3_IO30 0x40010000
>; >;
}; };
pinctrl_switch_irq: switchgrp {
fsl,pins = <
MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03 0x4001b000
>;
};
pinctrl_tc358767: tc358767grp { pinctrl_tc358767: tc358767grp {
fsl,pins = < fsl,pins = <
MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x10 MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x10
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment