- 26 Sep, 2017 40 commits
-
-
Andrey Grodzovsky authored
Signed-off-by:
Andrey Grodzovsky <Andrey.Grodzovsky@amd.com> Reviewed-by:
Harry Wentland <harry.wentland@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Harry Wentland authored
Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
Charlene Liu <charlene.liu@amd.com> Reviewed-by:
Tony Cheng <Tony.Cheng@amd.com> Acked-by:
-
Charlene Liu authored
Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Zeyu Fan authored
Signed-off-by:
Zeyu Fan <Zeyu.Fan@amd.com> Reviewed-by:
-
Zeyu Fan authored
Signed-off-by:
-
Amy Zhang authored
- Source and destination color space should be the same for app control case - Bypass degamma, regamma, and gamut remap - Add hdr supported check for info frame Signed-off-by:
Amy Zhang <Amy.Zhang@amd.com> Reviewed-by:
-
Ken Chalmers authored
Signed-off-by:
Ken Chalmers <ken.chalmers@amd.com> Reviewed-by:
-
Harry Wentland authored
Signed-off-by:
-
Jordan Lazare authored
When moving to a common dce/ infrastructure for all asics, some register fields do not exist in DCE8, and cause ASSERTS and debug spam. Instead, check to see whether a register field mask is valid before attempting to program the register field Signed-off-by:
Jordan Lazare <Jordan.Lazare@amd.com> Reviewed-by:
-
Harry Wentland authored
Also make the code somewhat more readable. Signed-off-by:
-
Julia Lawall authored
Remove unneeded semicolon. Generated by: scripts/coccinelle/misc/semicolon.cocci Signed-off-by:
Julia Lawall <julia.lawall@lip6.fr> Signed-off-by:
Fengguang Wu <fengguang.wu@intel.com> Reviewed-by:
-
Julia Lawall authored
Remove unneeded semicolon. Generated by: scripts/coccinelle/misc/semicolon.cocci Signed-off-by:
-
Julia Lawall authored
Remove unneeded semicolons. Generated by: scripts/coccinelle/misc/semicolon.cocci Signed-off-by:
-
Jordan Lazare authored
Signed-off-by:
-
Zeyu Fan authored
Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Acked-by:
-
Tony Cheng authored
Signed-off-by:
Yongqiang Sun <yongqiang.sun@amd.com> Acked-by:
-
Zeyu Fan authored
Signed-off-by:
-
Sylvia Tsai authored
- Set ignore_msa_timing_param to 1 only for modes that can support freesync Signed-off-by:
Sylvia Tsai <sylvia.tsai@amd.com> Reviewed-by:
-
Vitaly Prosyak authored
Moved custom floating point calculation to the shared place between dce's. Signed-off-by:
Vitaly Prosyak <vitaly.prosyak@amd.com> Reviewed-by:
-
Reza Amini authored
Signed-off-by:
Reza Amini <reza.amini@amd.com> Reviewed-by:
Wesley Chalmers <Wesley.Chalmers@amd.com> Acked-by:
-
Hersen Wu authored
Signed-off-by:
Hersen Wu <hersenxs.wu@amd.com> Reviewed-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
Eagle Yeh <eagle.yeh@amd.com> Acked-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Krzysztof Nowicki authored
Remove a false assumption that a cached EDID will be present whenever the connector is in a connected state as this will only be true for logical MST ports. For physical ports the EDID will never be cached, which will cause them to always appear as disconnected. This reverts commit 4ff8a88888de271bfb7750b2a5c68163848e2bf1 Signed-off-by: -
Harry Wentland authored
They might call commit with ACTION_NOTHING without a mode. We shouldn't crash but simply skip updating stream scaling settings since scaling obviously didn't change without a provided mode. Signed-off-by:
-
Yongqiang Sun authored
Signed-off-by:
-
Vitaly Prosyak authored
Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Hersen Wu authored
Signed-off-by:
-
Rex Zhu authored
Signed-off-by:
Rex Zhu <Rex.Zhu@amd.com> Acked-by:
-
Harry Wentland authored
Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Leon Elazar authored
Signed-off-by:
Leon Elazar <leon.elazar@amd.com> Reviewed-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Anthony Koo authored
Signed-off-by:
Anthony Koo <anthony.koo@amd.com> Reviewed-by:
-
Anthony Koo authored
Fix problem with loading IRAM Signed-off-by:
-
