- 26 Sep, 2017 40 commits
-
-
Charlene Liu authored
Signed-off-by:
Charlene Liu <charlene.liu@amd.com> Acked-by:
Harry Wentland <Harry.Wentland@amd.com> Reviewed-by:
Tony Cheng <Tony.Cheng@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Amy Zhang authored
Signed-off-by:
Amy Zhang <Amy.Zhang@amd.com> Acked-by:
-
Leon Elazar authored
Exposing DC Api dc_check_update_surfaces_for_stream validation will return the answer which type of update is required, so upper layers can is it safe to call the update API fro high IRQ yes/no. Signed-off-by:
Leon Elazar <leon.elazar@amd.com> Acked-by:
-
Charlene Liu authored
Signed-off-by:
Jordan Lazare <Jordan.Lazare@amd.com> Signed-off-by:
-
Tony Cheng authored
Signed-off-by:
-
Tony Cheng authored
always take update lock instead of using HW built in update lock trigger with write to primary_addr_lo. we will be a little more inefficient with the extra registers write to lock, but this simplify code and make it always correct. Will revisit locking optimization once update sequence mature Signed-off-by:
-
Andrey Grodzovsky authored
This function makes a lot of assumptions to try and deduce tha an atomic_commit came from FLIP ioctl. Those assumptions are not explicit contract with DRM API and might lead to wrong result as the code changes. Instead use drm_atomic_state.allow_modeset flag which explicitly is set to false only in atomic flip helper function, otherwise this flag is always true. P.S When we get to do actual atomic IOCTL this will have to be revised with the atomic call behavior. Signed-off-by:
Andrey Grodzovsky <Andrey.Grodzovsky@amd.com> Acked-by:
-
Andrey Grodzovsky authored
Headless mode set needs to be synchronized against outstanding nonblocking commits. This achieved by building atomic state and commiting it. v2: rebase on 4.11 Signed-off-by:
-
Harry Wentland authored
This reverts commit 0eb4667a073e. Signed-off-by:
-
Andrey Grodzovsky authored
Modify amdgpu_dm_atomic_comit to implement atomic_comit_tail hook. Unify Buffer objects allocation and dealocation for surface updates and page flips. Simplify wait for fences and target_vbank logic for non blockiing commit. Remove hacky update surface to page flip synchronization we had and rely on atomic framework synchronization logic. v2: Add state->allow_modeset as indicator of page flip call. Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Harry Wentland authored
Don't tell DRM otherwise. Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Harry Wentland authored
Signed-off-by:
-
Harry Wentland authored
No need to assign them dynamically. This is much more readable. Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com> Signed-off-by:
-
Harry Wentland authored
This doesn't show with gcc6 Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Harry Wentland authored
Signed-off-by:
-
Harry Wentland authored
Signed-off-by:
-
Leon Elazar authored
1. dc: Adding missing mask for audio register DCCG_AUDIO_DTO_SOURCE 2. Changing the surface validation to check the limits of the clip rect instead of the source rect. Signed-off-by:
-
Dmytro Laktyushkin authored
Signed-off-by:
-
Jordan Lazare authored
Gamma LUT shouldn't be used for 10-bit and above. Should instead be using prescale and bypassing input gamma. Signed-off-by:
-
Amy Zhang authored
- Move PSR programming from link encoder to dmcu Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
Krunoslav Kovac <Krunoslav.Kovac@amd.com> Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Dmytro Laktyushkin authored
v2: agd: squash in the Makefile change as well. Signed-off-by:
Eagle Yeh <eagle.yeh@amd.com> Signed-off-by:
-
Andrey Grodzovsky authored
Signed-off-by:
-
Harry Wentland authored
Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Charlene Liu authored
Signed-off-by:
-
Zeyu Fan authored
Signed-off-by:
Zeyu Fan <Zeyu.Fan@amd.com> Reviewed-by:
-
Zeyu Fan authored
Signed-off-by:
-
Amy Zhang authored
- Source and destination color space should be the same for app control case - Bypass degamma, regamma, and gamut remap - Add hdr supported check for info frame Signed-off-by:
-
Ken Chalmers authored
Signed-off-by:
Ken Chalmers <ken.chalmers@amd.com> Reviewed-by:
-
Harry Wentland authored
Signed-off-by:
-
Jordan Lazare authored
When moving to a common dce/ infrastructure for all asics, some register fields do not exist in DCE8, and cause ASSERTS and debug spam. Instead, check to see whether a register field mask is valid before attempting to program the register field Signed-off-by:
-
