- 20 May, 2014 8 commits
-
-
Minal Shah authored
DRA7xx platform has in-build GPMC and ELM h/w engines which can be used for accessing externel NAND flash device. This patch: - adds generic DT binding in dra7.dtsi for enabling GPMC and ELM h/w engines - adds DT binding for Micron NAND Flash (MT29F2G16AADWP) present on dra7-evm *Important* On DRA7 EVM, GPMC_WPN and NAND_BOOTn are controlled by DIP switch So following board settings are required for NAND device detection: SW5.9 (GPMC_WPN) = LOW SW5.1 (NAND_BOOTn) = HIGH Signed-off-by:
Minal Shah <minalkshah@gmail.com> Signed-off-by:
Pekon Gupta <pekon@ti.com> Reviewed-by:
Javier Martinez Canillas <javier@dowhile0.org> Signed-off-by:
Tony Lindgren <tony@atomide.com>
-
Mugunthan V N authored
Add CPSW ethernet support for AM437x GP EVM which has one slave pinned out Signed-off-by:
Mugunthan V N <mugunthanvnm@ti.com> Signed-off-by:
-
Mugunthan V N authored
Add cpsw phy sel device tree node for selecting phy mode in control module Signed-off-by:
-
Joachim Eastwood authored
Signed-off-by:
Joachim Eastwood <manabian@gmail.com> Signed-off-by:
-
Joachim Eastwood authored
Both the VAR-STK-OM44 and VAR-DVK-OM44 boards comes with the WLAN/BT version of the system on module VAR-SOM-OM44. Signed-off-by:
-
Joachim Eastwood authored
Signed-off-by:
Tomi Valkeinen <tomi.valkeinen@ti.com> Signed-off-by:
-
Joachim Eastwood authored
Add support for VAR-SOM-OM44[1] SODIMM system on module from Variscite. SoM features a OMAP4460, 1GB RAM, Gigabit Ethernet (LAN7500) and optional WLAN/BT. Also add support for VAR-STK-OM44 development board from Variscite. This kit features a VAR-SOM-OM44 and the carrier board VAR-OM44CustomBoard[2]. The VAR-STK-OM44 is the same as VAR-DVK-OM44 but without the LCD display. omap4-var-stk-om44.dts replace the old and very limited omap4-var-som.dts. [1] http://www.variscite.com/products/system-on-module-som/cortex-a9/var-som-om44-cpu-ti-omap-4-omap4460 [2] http://www.variscite.com/products/single-board-computers/var-om44customboardSigned-off-by:
-
Joachim Eastwood authored
The OMAP4/5 TRMs primarily list address offsets from the padconf physical address (which is not driver base address) and not always the absolute physical address for padconf registers like some other OMAP TRMs. So create a new macro to use this offset and to avoid confusion between different OMAP parts. For more information, see the tables in TRM for named something like "Device Core Control Module Pad Configuration Register Fields" and "Device Wake-Up Control Module Pad Configuration Register Fields" Note that we now also have to update cm-t54 for the fixed up offsets. Signed-off-by:
-
- 14 May, 2014 9 commits
-
-
Johan Hovold authored
Make sure ethernet and mdio nodes are disabled by default and enable them explicitly only on boards that actually use them. Signed-off-by:
Johan Hovold <jhovold@gmail.com> Signed-off-by:
-
Sourav Poddar authored
Add device tree nodes and pinmux for hdq/1wire on am43x epos evm. Signed-off-by:
Sourav Poddar <sourav.poddar@ti.com> Signed-off-by:
-
Sourav Poddar authored
For SOCs with dt enabled, device should be build through device tree. Prevent device build call from platform code, if device tree is enabled. Signed-off-by:
-
Roger Quadros authored
Add USB pinmux information and USB modes for the USB controllers. CC: Benoît Cousson <bcousson@baylibre.com> Reviewed-by:
Felipe Balbi <balbi@ti.com> Signed-off-by:
Roger Quadros <rogerq@ti.com> Signed-off-by:
-
Roger Quadros authored
Add nodes for the Super Speed USB controllers, omap-control-usb, USB2 PHY and USB3 PHY devices. Remove ocp2scp1 address space from hwmod data as it is now provided via device tree. CC: Benoît Cousson <bcousson@baylibre.com> Reviewed-by:
-
Roger Quadros authored
This clock gate description is missing in the older Reference manuals. It is present on the SoC to provide 960MHz reference clock to the internal USB PHYs. Reference: DRA75x_DRA74x_ES1.1_NDA_TRM_vO.pdf, pg. 900, Table 3-812. CM_COREAON_L3INIT_60M_GFCLK_CLKCTRL Use l3init_960m_gfclk as parent of usb_otg_ss1_refclk960m and usb_otg_ss2_refclk960m. CC: Benoît Cousson <bcousson@baylibre.com> Acked-by:
Tero Kristo <t-kristo@ti.com> Signed-off-by:
-
Roger Quadros authored
The USB2 PHY driver expects named clocks for wakeup clock and reference clock. Provide this information for USB2 PHY nodes in OMAP4 and OMAP5 SoC DTS. CC: Benoît Cousson <bcousson@baylibre.com> Reviewed-by:
-
Balaji T K authored
Add nodes for OCP2SCP3 bus, SATA controller and SATA PHY. [Roger Q] Clean up. Updated IRQ for interrupt crossbar. CC: Benoit Cousson <bcousson@baylibre.com> Signed-off-by:
Balaji T K <balajitk@ti.com> Signed-off-by:
-
Balaji T K authored
Add support for sata. [Roger Q] Clean up. CC: Benoit Cousson <bcousson@baylibre.com> CC: Tony Lindgren <tony@atomide.com> Signed-off-by:
-
- 13 May, 2014 1 commit
-
-
Wolfram Sang authored
In the comments, LCD pins 16-23 were numbered in the wrong order. Fix this and use proper pinmux constants for all entries while we are at it. Signed-off-by:
Wolfram Sang <wsa@sang-engineering.com> Cc: Benoit Parrot <bparrot@ti.com> Tested-by:
Darren Etheridge <detheridge@ti.com> [tony@atomide.com: updated description] Signed-off-by:
-
- 06 May, 2014 22 commits
-
-
Sebastian Reichel authored
Use MATRIX_KEY macro from dt-bindings/input/input.h to make the keyboard matrix human readable. Signed-off-by:
Sebastian Reichel <sre@kernel.org> Signed-off-by:
-
Sourav Poddar authored
These add device tree entry for qspi controller driver on dra7-evm. Signed-off-by:
-
Dave Gerlach authored
The VTT regulator for DDR3 termination on the am335x-evmsk is controlled by a gpio. It is configured by the bootloader so here we define an always-on, fixed voltage regulator to hold the gpio. Signed-off-by:
Dave Gerlach <d-gerlach@ti.com> Signed-off-by:
-
Dave Gerlach authored
The VTT regulator for DDR3 termination on the am437x-gp-evm is controlled by a gpio. It is configured by the bootloader so here we define an always-on, fixed voltage regulator to hold the gpio. Signed-off-by:
-
Sekhar Nori authored
Add touchscreen support for AM437x GP EVM using pixcir touchscreen controller. CC: Benoit Cousson <bcousson@baylibre.com> CC: Tony Lindgren <tony@atomide.com> Signed-off-by:
Sekhar Nori <nsekhar@ti.com> Acked-by:
-
Roger Quadros authored
Fixup Y resolution and add default pin state. Also update the compatible id. CC: Benoit Cousson <bcousson@baylibre.com> CC: Tony Lindgren <tony@atomide.com> CC: Mugunthan V N <mugunthanvnm@ti.com> Signed-off-by:
-
Guido Martínez authored
Use phandles instead of unit adresses to reference usb and dma nodes. This makes the DT more robust and readable. Signed-off-by:
Guido Martínez <guido@vanguardiasur.com.ar> Cc: Enric Balletbo i Serra <eballetbo@iseebcn.com> Acked-by:
-
Guido Martínez authored
Use phandles instead of unit adresses to reference usb and dma nodes. This makes the DT more robust and readable. Signed-off-by:
-
Guido Martínez authored
Use phandles instead of unit adresses to reference usb and dma nodes. This makes the DT more robust and readable. Signed-off-by:
-
Guido Martínez authored
Use phandles instead of unit adresses to reference usb and dma nodes. This makes the DT more robust and readable. Signed-off-by:
-
Rajendra Nayak authored
The only difference from the dra74x devices is the missing .smp entry. Signed-off-by:
Rajendra Nayak <rnayak@ti.com> Acked-by:
Arnd Bergmann <arnd@arndb.de> Signed-off-by:
-
Rajendra Nayak authored
Use of const init definition must use __initconst so replace all such instances where __initdata is used. Signed-off-by:
-
Rajendra Nayak authored
DRA722 is part of DRA72x family which are single core cortex A15 devices with most infrastructure IPs otherwise same as whats on the DRA74x family. So move the cpu nodes into dra74x.dtsi and dra72x.dtsi respectively. Also add a minimal dra72-evm dts file. Signed-off-by:
-
Rajendra Nayak authored
"ti,dra752" is neither documented nor correct, since the device is actually a dra742 device as rightly documented in dt bindings. Signed-off-by:
-
Sourav Poddar authored
This patch adds qspi nodes for am43xx SOC devices. Signed-off-by:
-
Dmitry Lifshitz authored
Add support of AW-NH387 (mwifiex) WiFi/BT chip connected to MMC3. Signed-off-by:
Dmitry Lifshitz <lifshitz@compulab.co.il> Signed-off-by:
-
Dmitry Lifshitz authored
Add support for CM-T54 CoM and SBC-T54 board: http://compulab.co.il/products/computer-on-modules/cm-t54/ http://compulab.co.il/products/sbcs/sbc-t54/ SBC-T54 is a single board computer based on OMAP5432 CPU. It is implemented with a CM-T54 CoM providing most of the functions, and SB-T54 carrier board providing connectors and several additional functions. Added basic support for: * PMIC * LED * MMC/SD * eMMC * USB * I2C1/4 * SB-T54 and CM-T54 EEPROMs * RTC Signed-off-by:
-
Nathan Lynch authored
Expose the PMU on OMAP5. Tested with perf on OMAP5 uEVM. Signed-off-by:
Nathan Lynch <nathan_lynch@mentor.com> Signed-off-by:
-
Sakari Ailus authored
The N950/N9 uses two additional regulators from the twl 4030 for CSI-2 receiver (vaux2) and cameras (vaux3). Signed-off-by:
Sakari Ailus <sakari.ailus@iki.fi> Signed-off-by:
-
Sebastian Reichel authored
This patch adds support for the Nokia N900's sound system. Signed-off-by:
Mark Brown <broonie@linaro.org> Signed-off-by:
-
Sebastian Reichel authored
Add madc node to twl4030, so that board DTS files can simply reference the A/D converter. Signed-off-by:
Sebastian Reichel <sre@debian.org> Signed-off-by:
-
Sebastian Reichel authored
Add device tree support for the wireless chip built into the Nokia N900. Signed-off-by:
-
