Commit 0f8e1595 authored by Yuanxiang PAN's avatar Yuanxiang PAN

Regerate OrsTypeC v4.5 based on TypeA after Accton production modification

parent 2b520f14
Protel Design System Design Rule Check
PCB File : V:\Work\Projets\RapidSpaceLocal\orsPanHardware\hardOrsTypeC\OrsTypeC.PcbDoc
Date : 04/05/2023
Time : 11:33:00
Processing Rule : Clearance Constraint (Gap=0.35mm) (InNetClass('HighIsolation')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.21mm) (InPolygon),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.2mm) (InNamedPolygon('TOP-GND') OR InNamedPolygon('GND-BOTTOM_PWR1')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.12mm) (All),(IsVia)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.2mm) (InNamedPolygon('L4-+12V-2')OR InNamedPolygon('L4-+12V')OR InNamedPolygon('BOTTOM+12V')OR InNamedPolygon('BOTTOM+12V-1')OR InNamedPolygon('L6_NoNet2') OR InNamedPolygon('L6_NoNet')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.5mm) (InNetClass('50OhmsL8tol4')),(InPolygon)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.5mm) (InNamedPolygon('L5_NoNet') OR InNamedPolygon('L6_NoNet') OR InNamedPolygon('L4_NoNet') OR InNamedPolygon('L7_NoNet')OR InNamedPolygon('L3_NoNet')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.1mm) (InNetClass('DiffPairNetClass')),(All)
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0
Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0
Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0
Processing Rule : Width Constraint (Min=0.1mm) (Max=10mm) (Preferred=0.254mm) (All)
Rule Violations :0
Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0
Processing Rule : Hole Size Constraint (Min=0.02mm) (Max=3.5mm) (All)
Rule Violations :0
Processing Rule : Hole To Hole Clearance (Gap=0.25mm) (All),(All)
Rule Violations :0
Processing Rule : Minimum Solder Mask Sliver (Gap=0.05mm) (All),(All)
Rule Violations :0
Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (Disabled)(IsPad),(All)
Rule Violations :0
Processing Rule : Silk to Silk (Clearance=0.2mm) (Disabled)(All),(All)
Rule Violations :0
Processing Rule : Net Antennae (Tolerance=0mm) (Disabled)(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.6mm) (InNetClass('50OhmsL1toL2')),(InPolygon)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0
Processing Rule : Matched Net Lengths(Tolerance=0.5mm) (InNetClass('POENetClass2'))
Rule Violations :0
Processing Rule : Matched Net Lengths(Tolerance=0.3mm) (InNetClass('POENetClass1'))
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.21mm) (InNetClass('50OhmsL8toL5')),(InPolygon)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.12mm) (InNetClass('DiffPairNetClass100Ohms_1_2')),(InPolygon)
Rule Violations :0
Violations Detected : 0
Time Elapsed : 00:02:18
\ No newline at end of file
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
This diff is collapsed.
Record=TopLevelDocument|FileName=OrsTypeC_Top.SchDoc
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Pwr_0.SchDoc|Designator= |SchDesignator= |FileName=OrsTypeC_Pwr_2.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Pwr_0.SchDoc|Designator= |SchDesignator= |FileName=OrsTypeC_Pwr_1.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Pwr_0.SchDoc|Designator=b|SchDesignator=b|FileName=OrsTypeC_Pwr_1.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Pwr_0.SchDoc|Designator=b2|SchDesignator=b2|FileName=OrsTypeC_Pwr_2.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator= |SchDesignator= |FileName=OrsTypeC_Supply_0.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Supply_0.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator= |SchDesignator= |FileName=OrsTypeC_Prog.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Prog.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator=root|SchDesignator=root|FileName=OrsTypeC_0.SchDoc; OrsTypeC_1.SchDoc; OrsTypeC_2.SchDoc; OrsTypeC_3.SchDoc; OrsTypeC_4.SchDoc; OrsTypeC_5.SchDoc; OrsTypeC_6.SchDoc; OrsTypeC_7.SchDoc; OrsTypeC_8.SchDoc; OrsTypeC_9.SchDoc;|SymbolType=Normal|RawFileName=OrsTypeC_0.SchDoc; OrsTypeC_1.SchDoc; OrsTypeC_2.SchDoc; OrsTypeC_3.SchDoc; OrsTypeC_4.SchDoc; OrsTypeC_5.SchDoc; OrsTypeC_6.SchDoc; OrsTypeC_7.SchDoc; OrsTypeC_8.SchDoc; OrsTypeC_9.SchDoc;|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator=RxTxPower|SchDesignator=RxTxPower|FileName=OrsTypeC_Pwr_0.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_0.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator=U_LowPwrLTE1|SchDesignator=U_LowPwrLTE1|FileName=OrsTypeC_Supply_1.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Supply_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=TopLevelDocument|FileName=OrsTypeC_Top.SchDoc
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Pwr_0.SchDoc|Designator= |SchDesignator= |FileName=OrsTypeC_Pwr_2.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Pwr_0.SchDoc|Designator= |SchDesignator= |FileName=OrsTypeC_Pwr_1.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Pwr_0.SchDoc|Designator=b|SchDesignator=b|FileName=OrsTypeC_Pwr_1.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Pwr_0.SchDoc|Designator=b2|SchDesignator=b2|FileName=OrsTypeC_Pwr_2.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator= |SchDesignator= |FileName=OrsTypeC_Supply_0.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Supply_0.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator= |SchDesignator= |FileName=OrsTypeC_Prog.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Prog.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator=root|SchDesignator=root|FileName=OrsTypeC_0.SchDoc; OrsTypeC_1.SchDoc; OrsTypeC_2.SchDoc; OrsTypeC_3.SchDoc; OrsTypeC_4.SchDoc; OrsTypeC_5.SchDoc; OrsTypeC_6.SchDoc; OrsTypeC_7.SchDoc; OrsTypeC_8.SchDoc; OrsTypeC_9.SchDoc;|SymbolType=Normal|RawFileName=OrsTypeC_0.SchDoc; OrsTypeC_1.SchDoc; OrsTypeC_2.SchDoc; OrsTypeC_3.SchDoc; OrsTypeC_4.SchDoc; OrsTypeC_5.SchDoc; OrsTypeC_6.SchDoc; OrsTypeC_7.SchDoc; OrsTypeC_8.SchDoc; OrsTypeC_9.SchDoc;|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator=RxTxPower|SchDesignator=RxTxPower|FileName=OrsTypeC_Pwr_0.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Pwr_0.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=OrsTypeC_Top.SchDoc|Designator=U_LowPwrLTE1|SchDesignator=U_LowPwrLTE1|FileName=OrsTypeC_Supply_1.SchDoc|SymbolType=Normal|RawFileName=OrsTypeC_Supply_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=
Removed Pin From Net: NetName=NetC40x_2 Pin=C40x-2
Removed Pin From Net: NetName=NetC40xb_2 Pin=C40xb-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rxb-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rxb-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rxb-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rxb-2
Removed Pin From Net: NetName=GND Pin=RSH4x-1
Removed Pin From Net: NetName=NetRSH3x_2 Pin=RSH4x-2
Removed Pin From Net: NetName=GND Pin=RSH4xb-1
Removed Pin From Net: NetName=NetRSH3xb_2 Pin=RSH4xb-2
Removed Pin From Net: NetName=NetRSH3x_2 Pin=RSH6x-1
Removed Pin From Net: NetName=GND Pin=RSH6x-2
Removed Pin From Net: NetName=NetRSH3xb_2 Pin=RSH6xb-1
Removed Pin From Net: NetName=GND Pin=RSH6xb-2
Removed Member From Class: ClassName=b Member=C40xb
Removed Member From Class: ClassName=Ors_Pwr_1 Member=C40x
Removed Member From Class: ClassName=b Member=C_RF_Rxb
Removed Member From Class: ClassName=Ors_Pwr_1 Member=C_RF_Rx
Removed Member From Class: ClassName=b Member=RSH4xb
Removed Member From Class: ClassName=Ors_Pwr_1 Member=RSH4x
Removed Member From Class: ClassName=b Member=RSH6xb
Removed Member From Class: ClassName=Ors_Pwr_1 Member=RSH6x
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetC40x_1
Removed Member From Class: ClassName=50OhmsL8toL5 Member=NetC40x_2
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetC40xb_1
Removed Member From Class: ClassName=50OhmsL8toL5 Member=NetC40xb_2
Change Component Comment : Designator=Q6 Old Comment=MOSFET_SMSi7232DN New Comment=MOSFET_SMDual NMOSFET
Added Pin To Net: NetName=NetC40x_2 Pin=F3B38-in
Added Pin To Net: NetName=NetC40xb_2 Pin=F3B38b-in
Added Pin To Net: NetName=NetC40x_2 Pin=RSH1x-2
Added Pin To Net: NetName=NetC40xb_2 Pin=RSH1xb-2
Change Net Name : Old Net Name=NetC40x_2 New Net Name=NetF3B38_in
Change Net Name : Old Net Name=NetC40xb_2 New Net Name=NetF3B38b_in
Change Class Name : Old Net Name=Ors_Prog New Net Name=OrsTypeC_Prog
Change Class Name : Old Net Name=Ors_Pwr_1 New Net Name=OrsTypeC_Pwr_1
Change Class Name : Old Net Name=Ors_Pwr_2 New Net Name=OrsTypeC_Pwr_2
Change Class Name : Old Net Name=Ors_Supply_0 New Net Name=OrsTypeC_Supply_0
Change Class Name : Old Net Name=Ors_Top New Net Name=OrsTypeC_Top
Added Class: Name=OrsTypeC_Pwr_1
Added Class: Name=OrsTypeC_Pwr_2
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetF3B38_in
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetF3B38b_in
Added Room: Name=b2
Added Room: Name=b
Added Room: Name=OrsTypeC_Prog
Added Room: Name=OrsTypeC_Pwr_1
Added Room: Name=OrsTypeC_Pwr_2
Added Room: Name=OrsTypeC_Supply_0
Added Room: Name=OrsTypeC_Top
Added Room: Name=root
Added Room: Name=root
Added Room: Name=root
Added Room: Name=root
Added Room: Name=root
Added Room: Name=root
Added Room: Name=root
Added Room: Name=root
Added Room: Name=root
Added Room: Name=root
Added Room: Name=RxTxPower
Added Room: Name=U_LowPwrLTE1
Removed Pin From Net: NetName=NetC40x_2 Pin=C40x-2
Removed Pin From Net: NetName=NetC40xb_2 Pin=C40xb-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rxb-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rxb-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rxb-2
Removed Pin From Net: NetName=GND Pin=C_RF_Rxb-2
Removed Pin From Net: NetName=GND Pin=RSH4x-1
Removed Pin From Net: NetName=NetRSH3x_2 Pin=RSH4x-2
Removed Pin From Net: NetName=GND Pin=RSH4xb-1
Removed Pin From Net: NetName=NetRSH3xb_2 Pin=RSH4xb-2
Removed Pin From Net: NetName=NetRSH3x_2 Pin=RSH6x-1
Removed Pin From Net: NetName=GND Pin=RSH6x-2
Removed Pin From Net: NetName=NetRSH3xb_2 Pin=RSH6xb-1
Removed Pin From Net: NetName=GND Pin=RSH6xb-2
Removed Member From Class: ClassName=b Member=C40xb
Removed Member From Class: ClassName=Ors_Pwr_1 Member=C40x
Removed Member From Class: ClassName=b Member=C_RF_Rxb
Removed Member From Class: ClassName=Ors_Pwr_1 Member=C_RF_Rx
Removed Member From Class: ClassName=b Member=RSH4xb
Removed Member From Class: ClassName=Ors_Pwr_1 Member=RSH4x
Removed Member From Class: ClassName=b Member=RSH6xb
Removed Member From Class: ClassName=Ors_Pwr_1 Member=RSH6x
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetC40x_1
Removed Member From Class: ClassName=50OhmsL8toL5 Member=NetC40x_2
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetC40xb_1
Removed Member From Class: ClassName=50OhmsL8toL5 Member=NetC40xb_2
Change Component Comment : Designator=Q6 Old Comment=MOSFET_SMSi7232DN New Comment=MOSFET_SMDual NMOSFET
Added Pin To Net: NetName=NetC40x_2 Pin=F3B38-in
Added Pin To Net: NetName=NetC40xb_2 Pin=F3B38b-in
Added Pin To Net: NetName=NetC40x_2 Pin=RSH1x-2
Added Pin To Net: NetName=NetC40xb_2 Pin=RSH1xb-2
Change Net Name : Old Net Name=NetC40x_2 New Net Name=NetF3B38_in
Change Net Name : Old Net Name=NetC40xb_2 New Net Name=NetF3B38b_in
Change Class Name : Old Net Name=Ors_Prog New Net Name=OrsTypeC_Prog
Change Class Name : Old Net Name=Ors_Pwr_1 New Net Name=OrsTypeC_Pwr_1
Change Class Name : Old Net Name=Ors_Pwr_2 New Net Name=OrsTypeC_Pwr_2
Change Class Name : Old Net Name=Ors_Supply_0 New Net Name=OrsTypeC_Supply_0
Change Class Name : Old Net Name=Ors_Top New Net Name=OrsTypeC_Top
Added Class: Name=OrsTypeC_Pwr_1
Added Class: Name=OrsTypeC_Pwr_2
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetF3B38_in
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetF3B38b_in
Added Component: Designator=F5B40b(TA2326C)
Added Component: Designator=F5B40(TA2326C)
Added Member To Class: ClassName=b Member=Component F5B40b (F5B40) Filter Band XX
Added Member To Class: ClassName=OrsTypeC_Pwr_1 Member=Component F5B40 Filter Band XX
Added Pin To Net: NetName=GND Pin=F5B40-gnd
Added Pin To Net: NetName=GND Pin=F5B40-gnd
Added Pin To Net: NetName=GND Pin=F5B40-gnd
Added Pin To Net: NetName=NetF3B38_in Pin=F5B40-in
Added Pin To Net: NetName=NetC44x_1 Pin=F5B40-out
Added Pin To Net: NetName=GND Pin=F5B40b-gnd
Added Pin To Net: NetName=GND Pin=F5B40b-gnd
Added Pin To Net: NetName=GND Pin=F5B40b-gnd
Added Pin To Net: NetName=NetF3B38b_in Pin=F5B40b-in
Added Pin To Net: NetName=NetC44xb_1 Pin=F5B40b-out
Removed Pin From Net: NetName=NetCTx1_2 Pin=F1B4243-1
Removed Pin From Net: NetName=NetC_RF_Tx_1 Pin=F1B4243-2
Removed Pin From Net: NetName=GND Pin=F1B4243-GND
Removed Pin From Net: NetName=NetCTx1b2_2 Pin=F1B4243b2-1
Removed Pin From Net: NetName=NetC_RF_Txb2_1 Pin=F1B4243b2-2
Removed Pin From Net: NetName=GND Pin=F1B4243b2-GND
Removed Pin From Net: NetName=NetCU2_1 Pin=F4B4243-1
Removed Pin From Net: NetName=NetF3B38_in Pin=F4B4243-2
Removed Pin From Net: NetName=GND Pin=F4B4243-GND
Removed Pin From Net: NetName=NetCU2b_1 Pin=F4B4243b-1
Removed Pin From Net: NetName=NetF3B38b_in Pin=F4B4243b-2
Removed Pin From Net: NetName=GND Pin=F4B4243b-GND
Removed Pin From Net: NetName=NetCU2_1 Pin=RSH3x-1
Removed Pin From Net: NetName=NetCU2b_1 Pin=RSH3xb-1
Removed Member From Class: ClassName=b2 Member=F1B4243b2
Removed Member From Class: ClassName=OrsTypeC_Pwr_2 Member=F1B4243
Removed Member From Class: ClassName=b Member=F4B4243b
Removed Member From Class: ClassName=OrsTypeC_Pwr_1 Member=F4B4243
Removed Member From Class: ClassName=b Member=RSH3xb
Removed Member From Class: ClassName=OrsTypeC_Pwr_1 Member=RSH3x
Added Pin To Net: NetName=NetCU2_1 Pin=RSH5x-1
Added Pin To Net: NetName=NetCU2b_1 Pin=RSH5xb-1
Removed Pin From Net: NetName=NetC44x_1 Pin=RSH1x-1
Removed Pin From Net: NetName=NetF3B38_in Pin=RSH1x-2
Removed Pin From Net: NetName=NetC44xb_1 Pin=RSH1xb-1
Removed Pin From Net: NetName=NetF3B38b_in Pin=RSH1xb-2
Removed Member From Class: ClassName=b Member=RSH1xb
Removed Member From Class: ClassName=OrsTypeC_Pwr_1 Member=RSH1x
Removed Pin From Net: NetName=NetCTx1_2 Pin=RSH16x-1
Removed Pin From Net: NetName=NetCTx1b2_2 Pin=RSH16xb2-1
Removed Member From Class: ClassName=b2 Member=RSH16xb2
Removed Member From Class: ClassName=OrsTypeC_Pwr_2 Member=RSH16x
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetF3B38_in
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetF3B38b_in
Change Component Designator: OldDesignator=F3B38 NewDesignator=F3B39
Change Component Designator: OldDesignator=F3B38b NewDesignator=F3B39b
Change Component Designator: OldDesignator=F5B40 NewDesignator=F5B41
Change Component Designator: OldDesignator=F5B40b NewDesignator=F5B41b
Added Component: Designator=F7B41b2(TA2326C)
Added Component: Designator=F7B41(TA2326C)
Added Pin To Net: NetName=NetCTx1_2 Pin=F1B38-out
Added Pin To Net: NetName=NetCTx1b2_2 Pin=F1B38b2-out
Added Pin To Net: NetName=GND Pin=F7B41-gnd
Added Pin To Net: NetName=GND Pin=F7B41-gnd
Added Pin To Net: NetName=GND Pin=F7B41-gnd
Added Pin To Net: NetName=NetC_RF_Tx_1 Pin=F7B41-in
Added Pin To Net: NetName=NetCTx1_2 Pin=F7B41-out
Added Pin To Net: NetName=GND Pin=F7B41b2-gnd
Added Pin To Net: NetName=GND Pin=F7B41b2-gnd
Added Pin To Net: NetName=GND Pin=F7B41b2-gnd
Added Pin To Net: NetName=NetC_RF_Txb2_1 Pin=F7B41b2-in
Added Pin To Net: NetName=NetCTx1b2_2 Pin=F7B41b2-out
Change Net Name : Old Net Name=NetF3B38_in New Net Name=NetF3B39_in
Change Net Name : Old Net Name=NetF3B38b_in New Net Name=NetF3B39b_in
Added Member To Class: ClassName=b2 Member=Component F7B41b2 (F7B41) Filter Band XX
Added Member To Class: ClassName=OrsTypeC_Pwr_2 Member=Component F7B41 Filter Band XX
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetF3B39_in
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetF3B39b_in
Added Component: Designator=LF1b2(L0402)
Added Component: Designator=LF1(L0402)
Added Component: Designator=LF2b2(L0402)
Added Component: Designator=LF2(L0402)
Added Component: Designator=LF3b(L0402)
Added Component: Designator=LF3(L0402)
Added Component: Designator=LF4b(L0402)
Added Component: Designator=LF4(L0402)
Added Pin To Net: NetName=GND Pin=LF1-1
Added Pin To Net: NetName=NetC_RF_Tx_1 Pin=LF1-2
Added Pin To Net: NetName=GND Pin=LF1b2-1
Added Pin To Net: NetName=NetC_RF_Txb2_1 Pin=LF1b2-2
Added Pin To Net: NetName=GND Pin=LF2-1
Added Pin To Net: NetName=NetCTx1_2 Pin=LF2-2
Added Pin To Net: NetName=GND Pin=LF2b2-1
Added Pin To Net: NetName=NetCTx1b2_2 Pin=LF2b2-2
Added Pin To Net: NetName=GND Pin=LF3-1
Added Pin To Net: NetName=NetF3B39_in Pin=LF3-2
Added Pin To Net: NetName=GND Pin=LF3b-1
Added Pin To Net: NetName=NetF3B39b_in Pin=LF3b-2
Added Pin To Net: NetName=GND Pin=LF4-1
Added Pin To Net: NetName=NetC44x_1 Pin=LF4-2
Added Pin To Net: NetName=GND Pin=LF4b-1
Added Pin To Net: NetName=NetC44xb_1 Pin=LF4b-2
Added Member To Class: ClassName=b2 Member=Component LF1b2 (LF1) IND_SM-Value
Added Member To Class: ClassName=OrsTypeC_Pwr_2 Member=Component LF1 IND_SM-Value
Added Member To Class: ClassName=b2 Member=Component LF2b2 (LF2) IND_SM-Value
Added Member To Class: ClassName=OrsTypeC_Pwr_2 Member=Component LF2 IND_SM-Value
Added Member To Class: ClassName=b Member=Component LF3b (LF3) IND_SM-
Added Member To Class: ClassName=OrsTypeC_Pwr_1 Member=Component LF3 IND_SM-
Added Member To Class: ClassName=b Member=Component LF4b (LF4) IND_SM-
Added Member To Class: ClassName=OrsTypeC_Pwr_1 Member=Component LF4 IND_SM-
Change Component Footprint: Designator=LF1 Old Footprint=L0402 New Footprint=L_TDK_0402
Change Component Footprint: Designator=LF1b2 Old Footprint=L0402 New Footprint=L_TDK_0402
Change Component Footprint: Designator=LF2 Old Footprint=L0402 New Footprint=L_TDK_0402
Change Component Footprint: Designator=LF2b2 Old Footprint=L0402 New Footprint=L_TDK_0402
Change Component Footprint: Designator=LF3 Old Footprint=L0402 New Footprint=L_TDK_0402
Change Component Footprint: Designator=LF3b Old Footprint=L0402 New Footprint=L_TDK_0402
Change Component Footprint: Designator=LF4 Old Footprint=L0402 New Footprint=L_TDK_0402
Change Component Footprint: Designator=LF4b Old Footprint=L0402 New Footprint=L_TDK_0402
Removed Pin From Net: NetName=NetC_RF_Tx_1 Pin=C_RF_Tx-1
Removed Pin From Net: NetName=GND Pin=C_RF_Tx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Tx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Tx-2
Removed Pin From Net: NetName=GND Pin=C_RF_Tx-2
Removed Pin From Net: NetName=NetC_RF_Txb2_1 Pin=C_RF_Txb2-1
Removed Pin From Net: NetName=GND Pin=C_RF_Txb2-2
Removed Pin From Net: NetName=GND Pin=C_RF_Txb2-2
Removed Pin From Net: NetName=GND Pin=C_RF_Txb2-2
Removed Pin From Net: NetName=GND Pin=C_RF_Txb2-2
Removed Member From Class: ClassName=b2 Member=C_RF_Txb2
Removed Member From Class: ClassName=OrsTypeC_Pwr_2 Member=C_RF_Tx
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetC_RF_Tx_1
Removed Member From Class: ClassName=50OhmsL8toL5 Member=NetC_RF_Tx_1
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetC_RF_Txb2_1
Removed Member From Class: ClassName=50OhmsL8toL5 Member=NetC_RF_Txb2_1
Change Net Name : Old Net Name=NetC_RF_Tx_1 New Net Name=NetF1B38_in
Change Net Name : Old Net Name=NetC_RF_Txb2_1 New Net Name=NetF1B38b2_in
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetF1B38_in
Added Member To Class: ClassName=50OhmsL8toL5 Member=Wire NetF1B38_in
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetF1B38b2_in
Added Member To Class: ClassName=50OhmsL8toL5 Member=Wire NetF1B38b2_in
Removed Pin From Net: NetName=NetF3B39_in Pin=RSH5x-2
Removed Pin From Net: NetName=NetF3B39b_in Pin=RSH5xb-2
Removed Member From Class: ClassName=b Member=RSH5xb
Removed Member From Class: ClassName=OrsTypeC_Pwr_1 Member=RSH5x
Removed Member From Class: ClassName=50OhmsL8toL5 Member=NetCU2_1
Removed Member From Class: ClassName=50OhmsL8toL5 Member=NetCU2b_1
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetF3B39_in
Removed Member From Class: ClassName=50OhmsL1toL2 Member=NetF3B39b_in
Change Component Designator: OldDesignator=F3B39 NewDesignator=F3B38
Change Component Designator: OldDesignator=F3B39b NewDesignator=F3B38b
Added Pin To Net: NetName=NetF3B39_in Pin=CU2-1
Added Pin To Net: NetName=NetF3B39b_in Pin=CU2b-1
Change Net Name : Old Net Name=NetF3B39_in New Net Name=NetCU2_1
Change Net Name : Old Net Name=NetF3B39b_in New Net Name=NetCU2b_1
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetCU2_1
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetCU2b_1
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetCU2_1
Added Member To Class: ClassName=50OhmsL1toL2 Member=Wire NetCU2b_1
Change Component Comment : Designator=LF1 Old Comment=IND_SM-Value New Comment=IND_SM-
Change Component Comment : Designator=LF1b2 Old Comment=IND_SM-Value New Comment=IND_SM-
Change Component Comment : Designator=LF2 Old Comment=IND_SM-Value New Comment=IND_SM-
Change Component Comment : Designator=LF2b2 Old Comment=IND_SM-Value New Comment=IND_SM-
Protel Design System Design Rule Check
PCB File : V:\Work\Projets\RapidSpaceLocal\orsPanHardware\hardOrsTypeC\OrsTypeC.PcbDoc
Date : 04/05/2023
Time : 11:40:04
Processing Rule : Clearance Constraint (Gap=0.35mm) (InNetClass('HighIsolation')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.21mm) (InPolygon),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.2mm) (InNamedPolygon('TOP-GND') OR InNamedPolygon('GND-BOTTOM_PWR1')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.12mm) (All),(IsVia)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.2mm) (InNamedPolygon('L4-+12V-2')OR InNamedPolygon('L4-+12V')OR InNamedPolygon('BOTTOM+12V')OR InNamedPolygon('BOTTOM+12V-1')OR InNamedPolygon('L6_NoNet2') OR InNamedPolygon('L6_NoNet')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.5mm) (InNetClass('50OhmsL8tol4')),(InPolygon)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.5mm) (InNamedPolygon('L5_NoNet') OR InNamedPolygon('L6_NoNet') OR InNamedPolygon('L4_NoNet') OR InNamedPolygon('L7_NoNet')OR InNamedPolygon('L3_NoNet')),(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.1mm) (InNetClass('DiffPairNetClass')),(All)
Rule Violations :0
Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0
Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0
Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0
Processing Rule : Width Constraint (Min=0.1mm) (Max=10mm) (Preferred=0.254mm) (All)
Rule Violations :0
Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0
Processing Rule : Hole Size Constraint (Min=0.02mm) (Max=3.5mm) (All)
Rule Violations :0
Processing Rule : Hole To Hole Clearance (Gap=0.25mm) (All),(All)
Rule Violations :0
Processing Rule : Minimum Solder Mask Sliver (Gap=0.05mm) (All),(All)
Rule Violations :0
Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (Disabled)(IsPad),(All)
Rule Violations :0
Processing Rule : Silk to Silk (Clearance=0.2mm) (Disabled)(All),(All)
Rule Violations :0
Processing Rule : Net Antennae (Tolerance=0mm) (Disabled)(All)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.6mm) (InNetClass('50OhmsL1toL2')),(InPolygon)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0
Processing Rule : Matched Net Lengths(Tolerance=0.5mm) (InNetClass('POENetClass2'))
Rule Violations :0
Processing Rule : Matched Net Lengths(Tolerance=0.3mm) (InNetClass('POENetClass1'))
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.21mm) (InNetClass('50OhmsL8toL5')),(InPolygon)
Rule Violations :0
Processing Rule : Clearance Constraint (Gap=0.12mm) (InNetClass('DiffPairNetClass100Ohms_1_2')),(InPolygon)
Rule Violations :0
Violations Detected : 0
Time Elapsed : 00:02:18
\ No newline at end of file
This source diff could not be displayed because it is too large. You can view the blob instead.
------------------------------------------------------------------------------------------
Gerber File Extension Report For: Gerber Files.GBR 04/05/2023 11:59:09
------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------
Layer Extension Layer Description
------------------------------------------------------------------------------------------
.GTL TOP
.G1 L2
.G2 L3
.G3 L4
.G4 L5
.G5 L6
.G6 L7
.GBL BOTTOM
.GTO Top Overlay
.GTP Top Paste
.GTS Top Solder
.GBS Bottom Solder
.GBP Bottom Paste
.GBO Bottom Overlay
.GM1 Mechanical 1
.GM2 Mechanical 2
.GM3 Mechanical 3
.GM7 SOLE_EDGE-V4
.GM13 DIMENSION
------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------
Gerber File Extension Report For: Gerber Files.GBR 7/25/2023 4:56:43 PM
------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------
Layer Extension Layer Description
------------------------------------------------------------------------------------------
.GTL TOP
.G1 L2
.G2 L3
.G3 L4
.G4 L5
.G5 L6
.G6 L7
.GBL BOTTOM
.GTO Top Overlay
.GTP Top Paste
.GTS Top Solder
.GBS Bottom Solder
.GBP Bottom Paste
.GBO Bottom Overlay
.GM1 Mechanical 1
.GM2 Mechanical 2
.GM3 Mechanical 3
.GM7 SOLE_EDGE-V4
.GM13 DIMENSION
------------------------------------------------------------------------------------------
DRC Rules Export File for PCB: V:\Work\Projets\RapidSpaceLocal\orsPanHardware\hardOrsTypeC\OrsTypeC.PcbDoc
RuleKind=Clearance|RuleName=HighIsolation|Scope=Board|Minimum=13.78
RuleKind=Clearance|RuleName=PolyGon Clearance_ALL|Scope=Board|Minimum=8.27
RuleKind=Clearance|RuleName=PolyGon Clearance_GND|Scope=Board|Minimum=7.87
RuleKind=Clearance|RuleName=Clearance-Via_1|Scope=Board|Minimum=4.72
RuleKind=Clearance|RuleName=PolyGon Pour Clearance_12V|Scope=Board|Minimum=7.87
RuleKind=Clearance|RuleName=50OhmsL8toL4|Scope=Board|Minimum=19.69
RuleKind=Clearance|RuleName=PolyGon PourClearance_NoNet|Scope=Board|Minimum=19.69
RuleKind=Clearance|RuleName=DiffPairNetClass|Scope=Board|Minimum=3.94
RuleKind=ShortCircuit|RuleName=ShortCircuit|Scope=Board|Allowed=0
RuleKind=Width|RuleName=Width|Scope=Board|Minimum=3.94
RuleKind=SolderMaskExpansion|RuleName=SolderMaskExpansion|Scope=Board|Minimum=1.97
RuleKind=Clearance|RuleName=50OhmsL1toL2|Scope=Board|Minimum=23.62
RuleKind=Clearance|RuleName=Clearance|Scope=Board|Minimum=3.94
RuleKind=Clearance|RuleName=50OhmsL8toL5|Scope=Board|Minimum=8.27
RuleKind=Clearance|RuleName=100OhmsL8toL1_2|Scope=Board|Minimum=4.72
DRC Rules Export File for PCB: Z:\hardOrsTypeC\OrsTypeC.PcbDoc
RuleKind=Clearance|RuleName=100OhmsL8toL1_2|Scope=Board|Minimum=3.94
RuleKind=Clearance|RuleName=50OhmsL8toL5|Scope=Board|Minimum=8.27
RuleKind=Clearance|RuleName=Clearance|Scope=Board|Minimum=3.94
RuleKind=Clearance|RuleName=50OhmsL1toL2|Scope=Board|Minimum=23.62
RuleKind=SolderMaskExpansion|RuleName=SolderMaskExpansion|Scope=Board|Minimum=1.97
RuleKind=Width|RuleName=Width|Scope=Board|Minimum=3.94
RuleKind=ShortCircuit|RuleName=ShortCircuit|Scope=Board|Allowed=0
RuleKind=Clearance|RuleName=DiffPairNetClass|Scope=Board|Minimum=3.94
RuleKind=Clearance|RuleName=PolyGon PourClearance_NoNet|Scope=Board|Minimum=19.69
RuleKind=Clearance|RuleName=50OhmsL8toL4|Scope=Board|Minimum=19.69
RuleKind=Clearance|RuleName=PolyGon Pour Clearance_12V|Scope=Board|Minimum=7.87
RuleKind=Clearance|RuleName=Clearance-Via_1|Scope=Board|Minimum=4.72
RuleKind=Clearance|RuleName=PolyGon Clearance_GND|Scope=Board|Minimum=7.87
RuleKind=Clearance|RuleName=PolyGon Clearance_ALL|Scope=Board|Minimum=8.27
RuleKind=Clearance|RuleName=HighIsolation|Scope=Board|Minimum=13.78
M48
;Layer_Color=9474304
;FILE_FORMAT=4:3
METRIC,TZ
;TYPE=NON_PLATED
T7F00S00C1.000
%
T07
X325250Y204650
Y209350
X242150Y269900
X325255Y255805
Y251105
X325250Y243850
Y239150
X242150Y279900
M30
M48
;Layer_Color=9474304
;FILE_FORMAT=4:3
METRIC,TZ
;TYPE=NON_PLATED
T7F00S00C1.000
%
T07
X325250Y204650
Y209350
X242150Y269900
X325255Y255805
Y251105
X325250Y243850
Y239150
X242150Y279900
M30
---------------------------------------------------------------------------
NCDrill File Report For: OrsTypeC.PcbDoc 04/05/2023 11:59:23
---------------------------------------------------------------------------
Layer Pair : TOP to BOTTOM
ASCII Plated RoundHoles File : NC Drill Files-Plated.TXT
ASCII Non-Plated RoundHoles File : NC Drill Files-NonPlated.TXT
Tool Hole Size Hole Type Hole Count Plated Tool Travel
---------------------------------------------------------------------------
T1 0.2mm (7.874mil) Round 2464 4600.70 mm (181.13 Inch)
T2 0.25mm (9.842mil) Round 1798 4540.06 mm (178.74 Inch)
T3 0.3mm (11.811mil) Round 224 929.30 mm (36.59 Inch)
T4 0.5mm (19.685mil) Round 34 313.99 mm (12.36 Inch)
T5 2.6mm (102.362mil) Round 17 650.39 mm (25.61 Inch)
T6 3.25mm (127.953mil) Round 4 35.10 mm (1.38 Inch)
T7 1mm (39.37mil) Round 8 NPTH 301.02 mm (11.85 Inch)
---------------------------------------------------------------------------
Totals 4549 11370.57 mm (447.66 Inch)
Total Processing Time (hh:mm:ss) : 00:00:02
---------------------------------------------------------------------------
NCDrill File Report For: OrsTypeC.PcbDoc 7/25/2023 4:56:55 PM
---------------------------------------------------------------------------
Layer Pair : TOP to BOTTOM
ASCII Plated RoundHoles File : NC Drill Files-Plated.TXT
ASCII Non-Plated RoundHoles File : NC Drill Files-NonPlated.TXT
Tool Hole Size Hole Type Hole Count Plated Tool Travel
---------------------------------------------------------------------------
T1 0.2mm (7.874mil) Round 2477 4624.30 mm (182.06 Inch)
T2 0.25mm (9.842mil) Round 1796 4581.54 mm (180.38 Inch)
T3 0.3mm (11.811mil) Round 224 991.63 mm (39.04 Inch)
T4 0.5mm (19.685mil) Round 34 303.82 mm (11.96 Inch)
T5 2.6mm (102.362mil) Round 17 650.39 mm (25.61 Inch)
T6 3.25mm (127.953mil) Round 4 35.10 mm (1.38 Inch)
T7 1mm (39.37mil) Round 8 NPTH 301.02 mm (11.85 Inch)
---------------------------------------------------------------------------
Totals 4560 11487.80 mm (452.28 Inch)
Total Processing Time (hh:mm:ss) : 00:00:01
Layer Pairs Export File for PCB: V:\Work\Projets\RapidSpaceLocal\orsPanHardware\hardOrsTypeC\OrsTypeC.PcbDoc
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=nc drill files-plated.txt|LayerPairs=gtl,gbl
LayersSetName=Top_Bot_NonPlated_Thru_Holes|DrillFile=nc drill files-nonplated.txt|LayerPairs=gtl,gbl
Layer Pairs Export File for PCB: Z:\hardOrsTypeC\OrsTypeC.PcbDoc
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=nc drill files-plated.txt|LayerPairs=gtl,gbl
LayersSetName=Top_Bot_NonPlated_Thru_Holes|DrillFile=nc drill files-nonplated.txt|LayerPairs=gtl,gbl
Output: NC Drill Files
Type : NC Drill
From : PCB Document [OrsTypeC.PcbDoc]
Generated File[NC Drill Files-Plated.TXT]
Generated File[NC Drill Files-NonPlated.TXT]
Generated File[NC Drill Files.LDP]
Generated File[NC Drill Files.DRR]
Files Generated : 4
Documents Printed : 0
Finished Output Generation At 11:59:25 On 04/05/2023
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment