Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
G
gevent
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
gevent
Commits
1d32a6a4
Commit
1d32a6a4
authored
Sep 15, 2015
by
Jason Madden
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
pyflakes [skip ci]
parent
1a60cf1b
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
1 deletion
+1
-1
greentest/test__core_loop_run_sig_mod.py
greentest/test__core_loop_run_sig_mod.py
+1
-1
No files found.
greentest/test__core_loop_run_sig_mod.py
View file @
1d32a6a4
import
sys
import
types
import
gevent.signal
assert
gevent
.
signal
# Get gevent.signal as a module, make sure our backwards compatibility kicks in
import
test__core_loop_run
# this runs main tests, fails if signal() is not callable.
assert
test__core_loop_run
# pyflakes
from
gevent.hub
import
signal
as
hub_signal
from
gevent
import
signal
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment