microchip-mpfs.dtsi 11.2 KB
Newer Older
1
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
2
/* Copyright (c) 2020-2021 Microchip Technology Inc */
3 4

/dts-v1/;
5
#include "dt-bindings/clock/microchip,mpfs-clock.h"
6
#include "microchip-mpfs-fabric.dtsi"
7 8 9 10

/ {
	#address-cells = <2>;
	#size-cells = <2>;
11 12
	model = "Microchip PolarFire SoC";
	compatible = "microchip,mpfs";
13 14 15 16 17

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

18
		cpu0: cpu@0 {
19 20 21 22 23 24 25
			compatible = "sifive,e51", "sifive,rocket0", "riscv";
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <128>;
			i-cache-size = <16384>;
			reg = <0>;
			riscv,isa = "rv64imac";
26
			clocks = <&clkcfg CLK_CPU>;
27 28 29 30 31 32 33 34 35
			status = "disabled";

			cpu0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

36
		cpu1: cpu@1 {
37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
			compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			reg = <1>;
			riscv,isa = "rv64imafdc";
52
			clocks = <&clkcfg CLK_CPU>;
53 54 55 56 57 58 59 60 61 62
			tlb-split;
			status = "okay";

			cpu1_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

63
		cpu2: cpu@2 {
64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
			compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			reg = <2>;
			riscv,isa = "rv64imafdc";
79
			clocks = <&clkcfg CLK_CPU>;
80 81 82 83 84 85 86 87 88 89
			tlb-split;
			status = "okay";

			cpu2_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

90
		cpu3: cpu@3 {
91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
			compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			reg = <3>;
			riscv,isa = "rv64imafdc";
106
			clocks = <&clkcfg CLK_CPU>;
107 108 109 110 111 112 113 114 115 116
			tlb-split;
			status = "okay";

			cpu3_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

117
		cpu4: cpu@4 {
118 119 120 121 122 123 124 125 126 127 128 129 130 131 132
			compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			reg = <4>;
			riscv,isa = "rv64imafdc";
133
			clocks = <&clkcfg CLK_CPU>;
134 135 136 137 138 139 140 141 142 143
			tlb-split;
			status = "okay";
			cpu4_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};

144 145 146 147 148
	refclk: msspllclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
	};

149 150 151 152 153 154
	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

155
		cctrllr: cache-controller@2010000 {
156
			compatible = "sifive,fu540-c000-ccache", "cache";
157
			reg = <0x0 0x2010000 0x0 0x1000>;
158 159 160 161 162 163
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <1024>;
			cache-size = <2097152>;
			cache-unified;
			interrupt-parent = <&plic>;
164
			interrupts = <1>, <2>, <3>;
165 166
		};

167
		clint: clint@2000000 {
168
			compatible = "sifive,fu540-c000-clint", "sifive,clint0";
169
			reg = <0x0 0x2000000 0x0 0xC000>;
170 171 172 173 174
			interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>,
					      <&cpu1_intc 3>, <&cpu1_intc 7>,
					      <&cpu2_intc 3>, <&cpu2_intc 7>,
					      <&cpu3_intc 3>, <&cpu3_intc 7>,
					      <&cpu4_intc 3>, <&cpu4_intc 7>;
175 176 177
		};

		plic: interrupt-controller@c000000 {
178
			compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
179
			reg = <0x0 0xc000000 0x0 0x4000000>;
180 181
			#address-cells = <0>;
			#interrupt-cells = <1>;
182
			interrupt-controller;
183 184 185 186 187
			interrupts-extended = <&cpu0_intc 11>,
					      <&cpu1_intc 11>, <&cpu1_intc 9>,
					      <&cpu2_intc 11>, <&cpu2_intc 9>,
					      <&cpu3_intc 11>, <&cpu3_intc 9>,
					      <&cpu4_intc 11>, <&cpu4_intc 9>;
188
			riscv,ndev = <186>;
189 190 191 192 193 194 195 196 197
		};

		clkcfg: clkcfg@20002000 {
			compatible = "microchip,mpfs-clkcfg";
			reg = <0x0 0x20002000 0x0 0x1000>;
			clocks = <&refclk>;
			#clock-cells = <1>;
		};

198
		mmuart0: serial@20000000 {
199 200 201 202 203 204 205
			compatible = "ns16550a";
			reg = <0x0 0x20000000 0x0 0x400>;
			reg-io-width = <4>;
			reg-shift = <2>;
			interrupt-parent = <&plic>;
			interrupts = <90>;
			current-speed = <115200>;
206
			clocks = <&clkcfg CLK_MMUART0>;
207
			status = "disabled"; /* Reserved for the HSS */
208 209
		};

210
		mmuart1: serial@20100000 {
211 212 213 214 215 216 217
			compatible = "ns16550a";
			reg = <0x0 0x20100000 0x0 0x400>;
			reg-io-width = <4>;
			reg-shift = <2>;
			interrupt-parent = <&plic>;
			interrupts = <91>;
			current-speed = <115200>;
218
			clocks = <&clkcfg CLK_MMUART1>;
219 220 221
			status = "disabled";
		};

222
		mmuart2: serial@20102000 {
223 224 225 226 227 228 229
			compatible = "ns16550a";
			reg = <0x0 0x20102000 0x0 0x400>;
			reg-io-width = <4>;
			reg-shift = <2>;
			interrupt-parent = <&plic>;
			interrupts = <92>;
			current-speed = <115200>;
230
			clocks = <&clkcfg CLK_MMUART2>;
231 232 233
			status = "disabled";
		};

234
		mmuart3: serial@20104000 {
235 236 237 238 239 240 241
			compatible = "ns16550a";
			reg = <0x0 0x20104000 0x0 0x400>;
			reg-io-width = <4>;
			reg-shift = <2>;
			interrupt-parent = <&plic>;
			interrupts = <93>;
			current-speed = <115200>;
242
			clocks = <&clkcfg CLK_MMUART3>;
243 244 245
			status = "disabled";
		};

246 247 248 249 250 251 252 253 254 255 256 257
		mmuart4: serial@20106000 {
			compatible = "ns16550a";
			reg = <0x0 0x20106000 0x0 0x400>;
			reg-io-width = <4>;
			reg-shift = <2>;
			interrupt-parent = <&plic>;
			interrupts = <94>;
			clocks = <&clkcfg CLK_MMUART4>;
			current-speed = <115200>;
			status = "disabled";
		};

258 259
		/* Common node entry for emmc/sd */
		mmc: mmc@20008000 {
260
			compatible = "microchip,mpfs-sd4hc", "cdns,sd4hc";
261 262
			reg = <0x0 0x20008000 0x0 0x1000>;
			interrupt-parent = <&plic>;
263
			interrupts = <88>;
264
			clocks = <&clkcfg CLK_MMC>;
265 266 267 268
			max-frequency = <200000000>;
			status = "disabled";
		};

269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328
		spi0: spi@20108000 {
			compatible = "microchip,mpfs-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0x20108000 0x0 0x1000>;
			interrupt-parent = <&plic>;
			interrupts = <54>;
			clocks = <&clkcfg CLK_SPI0>;
			spi-max-frequency = <25000000>;
			status = "disabled";
		};

		spi1: spi@20109000 {
			compatible = "microchip,mpfs-spi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0x20109000 0x0 0x1000>;
			interrupt-parent = <&plic>;
			interrupts = <55>;
			clocks = <&clkcfg CLK_SPI1>;
			spi-max-frequency = <25000000>;
			status = "disabled";
		};

		qspi: spi@21000000 {
			compatible = "microchip,mpfs-qspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0x21000000 0x0 0x1000>;
			interrupt-parent = <&plic>;
			interrupts = <85>;
			clocks = <&clkcfg CLK_QSPI>;
			spi-max-frequency = <25000000>;
			status = "disabled";
		};

		i2c0: i2c@2010a000 {
			compatible = "microchip,mpfs-i2c", "microchip,corei2c-rtl-v7";
			reg = <0x0 0x2010a000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&plic>;
			interrupts = <58>;
			clocks = <&clkcfg CLK_I2C0>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		i2c1: i2c@2010b000 {
			compatible = "microchip,mpfs-i2c", "microchip,corei2c-rtl-v7";
			reg = <0x0 0x2010b000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&plic>;
			interrupts = <61>;
			clocks = <&clkcfg CLK_I2C1>;
			clock-frequency = <100000>;
			status = "disabled";
		};

329
		mac0: ethernet@20110000 {
330 331
			compatible = "cdns,macb";
			reg = <0x0 0x20110000 0x0 0x2000>;
332 333
			#address-cells = <1>;
			#size-cells = <0>;
334
			interrupt-parent = <&plic>;
335
			interrupts = <64>, <65>, <66>, <67>, <68>, <69>;
336
			local-mac-address = [00 00 00 00 00 00];
337
			clocks = <&clkcfg CLK_MAC0>, <&clkcfg CLK_AHB>;
338 339 340 341
			clock-names = "pclk", "hclk";
			status = "disabled";
		};

342
		mac1: ethernet@20112000 {
343 344
			compatible = "cdns,macb";
			reg = <0x0 0x20112000 0x0 0x2000>;
345 346
			#address-cells = <1>;
			#size-cells = <0>;
347
			interrupt-parent = <&plic>;
348
			interrupts = <70>, <71>, <72>, <73>, <74>, <75>;
349
			local-mac-address = [00 00 00 00 00 00];
350
			clocks = <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>;
351
			clock-names = "pclk", "hclk";
352
			status = "disabled";
353
		};
354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426

		gpio0: gpio@20120000 {
			compatible = "microchip,mpfs-gpio";
			reg = <0x0 0x20120000 0x0 0x1000>;
			interrupt-parent = <&plic>;
			interrupt-controller;
			#interrupt-cells = <1>;
			clocks = <&clkcfg CLK_GPIO0>;
			gpio-controller;
			#gpio-cells = <2>;
			status = "disabled";
		};

		gpio1: gpio@20121000 {
			compatible = "microchip,mpfs-gpio";
			reg = <000 0x20121000 0x0 0x1000>;
			interrupt-parent = <&plic>;
			interrupt-controller;
			#interrupt-cells = <1>;
			clocks = <&clkcfg CLK_GPIO1>;
			gpio-controller;
			#gpio-cells = <2>;
			status = "disabled";
		};

		gpio2: gpio@20122000 {
			compatible = "microchip,mpfs-gpio";
			reg = <0x0 0x20122000 0x0 0x1000>;
			interrupt-parent = <&plic>;
			interrupt-controller;
			#interrupt-cells = <1>;
			clocks = <&clkcfg CLK_GPIO2>;
			gpio-controller;
			#gpio-cells = <2>;
			status = "disabled";
		};

		rtc: rtc@20124000 {
			compatible = "microchip,mpfs-rtc";
			reg = <0x0 0x20124000 0x0 0x1000>;
			interrupt-parent = <&plic>;
			interrupts = <80>, <81>;
			clocks = <&clkcfg CLK_RTC>;
			clock-names = "rtc";
			status = "disabled";
		};

		usb: usb@20201000 {
			compatible = "microchip,mpfs-musb";
			reg = <0x0 0x20201000 0x0 0x1000>;
			interrupt-parent = <&plic>;
			interrupts = <86>, <87>;
			clocks = <&clkcfg CLK_USB>;
			interrupt-names = "dma","mc";
			status = "disabled";
		};

		pcie: pcie@2000000000 {
			compatible = "microchip,pcie-host-1.0";
			#address-cells = <0x3>;
			#interrupt-cells = <0x1>;
			#size-cells = <0x2>;
			device_type = "pci";
			reg = <0x20 0x0 0x0 0x8000000>, <0x0 0x43000000 0x0 0x10000>;
			reg-names = "cfg", "apb";
			bus-range = <0x0 0x7f>;
			interrupt-parent = <&plic>;
			interrupts = <119>;
			interrupt-map = <0 0 0 1 &pcie_intc 0>,
					<0 0 0 2 &pcie_intc 1>,
					<0 0 0 3 &pcie_intc 2>,
					<0 0 0 4 &pcie_intc 3>;
			interrupt-map-mask = <0 0 0 7>;
427
			clocks = <&fabric_clk1>, <&fabric_clk1>, <&fabric_clk3>;
428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453
			clock-names = "fic0", "fic1", "fic3";
			ranges = <0x3000000 0x0 0x8000000 0x20 0x8000000 0x0 0x80000000>;
			msi-parent = <&pcie>;
			msi-controller;
			microchip,axi-m-atr0 = <0x10 0x0>;
			status = "disabled";
			pcie_intc: legacy-interrupt-controller {
				#address-cells = <0>;
				#interrupt-cells = <1>;
				interrupt-controller;
			};
		};

		mbox: mailbox@37020000 {
			compatible = "microchip,mpfs-mailbox";
			reg = <0x0 0x37020000 0x0 0x1000>, <0x0 0x2000318C 0x0 0x40>;
			interrupt-parent = <&plic>;
			interrupts = <96>;
			#mbox-cells = <1>;
			status = "disabled";
		};

		syscontroller: syscontroller {
			compatible = "microchip,mpfs-sys-controller";
			mboxes = <&mbox 0>;
		};
454 455
	};
};