intel_drv.h 26.7 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
/*
 * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
 * Copyright (c) 2007-2008 Intel Corporation
 *   Jesse Barnes <jesse.barnes@intel.com>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 */
#ifndef __INTEL_DRV_H__
#define __INTEL_DRV_H__

#include <linux/i2c.h>
29
#include <drm/i915_drm.h>
30
#include "i915_drv.h"
31 32 33
#include <drm/drm_crtc.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_fb_helper.h>
34
#include <drm/drm_dp_helper.h>
35

36 37 38 39 40 41 42 43
/**
 * _wait_for - magic (register) wait macro
 *
 * Does the right thing for modeset paths when run under kdgb or similar atomic
 * contexts. Note that it's important that we check the condition again after
 * having timed out, since the timeout could be due to preemption or similar and
 * we've never had a chance to check the condition before the timeout.
 */
44
#define _wait_for(COND, MS, W) ({ \
45
	unsigned long timeout__ = jiffies + msecs_to_jiffies(MS) + 1;	\
46
	int ret__ = 0;							\
47
	while (!(COND)) {						\
48
		if (time_after(jiffies, timeout__)) {			\
49 50
			if (!(COND))					\
				ret__ = -ETIMEDOUT;			\
51 52
			break;						\
		}							\
53 54 55 56 57
		if (W && drm_can_sleep())  {				\
			msleep(W);					\
		} else {						\
			cpu_relax();					\
		}							\
58 59 60 61
	}								\
	ret__;								\
})

62 63
#define wait_for(COND, MS) _wait_for(COND, MS, 1)
#define wait_for_atomic(COND, MS) _wait_for(COND, MS, 0)
64 65
#define wait_for_atomic_us(COND, US) _wait_for((COND), \
					       DIV_ROUND_UP((US), 1000), 0)
66

67 68 69
#define KHz(x) (1000*x)
#define MHz(x) KHz(1000*x)

70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91
/*
 * Display related stuff
 */

/* store information about an Ixxx DVO */
/* The i830->i865 use multiple DVOs with multiple i2cs */
/* the i915, i945 have a single sDVO i2c bus - which is different */
#define MAX_OUTPUTS 6
/* maximum connectors per crtcs in the mode set */
#define INTELFB_CONN_LIMIT 4

#define INTEL_I2C_BUS_DVO 1
#define INTEL_I2C_BUS_SDVO 2

/* these are outputs from the chip - integrated only
   external chips are via DVO or SDVO output */
#define INTEL_OUTPUT_UNUSED 0
#define INTEL_OUTPUT_ANALOG 1
#define INTEL_OUTPUT_DVO 2
#define INTEL_OUTPUT_SDVO 3
#define INTEL_OUTPUT_LVDS 4
#define INTEL_OUTPUT_TVOUT 5
92
#define INTEL_OUTPUT_HDMI 6
93
#define INTEL_OUTPUT_DISPLAYPORT 7
94
#define INTEL_OUTPUT_EDP 8
95
#define INTEL_OUTPUT_UNKNOWN 9
96 97 98 99 100 101 102 103

#define INTEL_DVO_CHIP_NONE 0
#define INTEL_DVO_CHIP_LVDS 1
#define INTEL_DVO_CHIP_TMDS 2
#define INTEL_DVO_CHIP_TVOUT 4

struct intel_framebuffer {
	struct drm_framebuffer base;
104
	struct drm_i915_gem_object *obj;
105 106
};

107 108 109 110 111 112
struct intel_fbdev {
	struct drm_fb_helper helper;
	struct intel_framebuffer ifb;
	struct list_head fbdev_list;
	struct drm_display_mode *our_mode;
};
113

114
struct intel_encoder {
115
	struct drm_encoder base;
116 117 118 119 120 121
	/*
	 * The new crtc this encoder will be driven from. Only differs from
	 * base->crtc while a modeset is in progress.
	 */
	struct intel_crtc *new_crtc;

122
	int type;
123
	bool needs_tv_clock;
124 125 126 127 128
	/*
	 * Intel hw has only one MUX where encoders could be clone, hence a
	 * simple flag is enough to compute the possible_clones mask.
	 */
	bool cloneable;
129
	bool connectors_active;
130
	void (*hot_plug)(struct intel_encoder *);
131 132
	bool (*compute_config)(struct intel_encoder *,
			       struct intel_crtc_config *);
133
	void (*pre_pll_enable)(struct intel_encoder *);
134
	void (*pre_enable)(struct intel_encoder *);
135
	void (*enable)(struct intel_encoder *);
136
	void (*mode_set)(struct intel_encoder *intel_encoder);
137
	void (*disable)(struct intel_encoder *);
138
	void (*post_disable)(struct intel_encoder *);
139 140 141 142
	/* Read out the current hw state of this connector, returning true if
	 * the encoder is active. If the encoder is enabled it also set the pipe
	 * it is connected to in the pipe parameter. */
	bool (*get_hw_state)(struct intel_encoder *, enum pipe *pipe);
143
	int crtc_mask;
144
	enum hpd_pin hpd_pin;
145 146
};

147
struct intel_panel {
148
	struct drm_display_mode *fixed_mode;
149
	int fitting_mode;
150 151
};

152 153
struct intel_connector {
	struct drm_connector base;
154 155 156
	/*
	 * The fixed encoder this connector is connected to.
	 */
157
	struct intel_encoder *encoder;
158 159 160 161 162 163 164

	/*
	 * The new encoder this connector will be driven. Only differs from
	 * encoder while a modeset is in progress.
	 */
	struct intel_encoder *new_encoder;

165 166 167
	/* Reads out the current hw, returning true if the connector is enabled
	 * and active (i.e. dpms ON state). */
	bool (*get_hw_state)(struct intel_connector *);
168 169 170

	/* Panel info for eDP and LVDS */
	struct intel_panel panel;
171 172 173

	/* Cached EDID for eDP and LVDS. May hold ERR_PTR for invalid EDID. */
	struct edid *edid;
174 175 176 177

	/* since POLL and HPD connectors may use the same HPD line keep the native
	   state of connector->polled in case hotplug storm detection changes it */
	u8 polled;
178 179
};

180 181 182 183 184 185 186 187 188 189 190 191
typedef struct dpll {
	/* given values */
	int n;
	int m1, m2;
	int p1, p2;
	/* derived values */
	int	dot;
	int	vco;
	int	m;
	int	p;
} intel_clock_t;

192 193 194
struct intel_crtc_config {
	struct drm_display_mode requested_mode;
	struct drm_display_mode adjusted_mode;
195 196 197 198
	/* This flag must be set by the encoder's compute_config callback if it
	 * changes the crtc timings in the mode to prevent the crtc fixup from
	 * overwriting them.  Currently only lvds needs that. */
	bool timings_set;
199 200 201
	/* Whether to set up the PCH/FDI. Note that we never allow sharing
	 * between pch encoders and cpu encoders. */
	bool has_pch_encoder;
202

203 204 205 206
	/* CPU Transcoder for the pipe. Currently this can only differ from the
	 * pipe on Haswell (where we have a special eDP transcoder). */
	enum transcoder cpu_transcoder;

207 208 209 210 211 212
	/*
	 * Use reduced/limited/broadcast rbg range, compressing from the full
	 * range fed into the crtcs.
	 */
	bool limited_color_range;

213 214 215
	/* DP has a bunch of special case unfortunately, so mark the pipe
	 * accordingly. */
	bool has_dp_encoder;
216 217 218 219 220

	/*
	 * Enable dithering, used when the selected pipe bpp doesn't match the
	 * plane bpp.
	 */
221
	bool dither;
222 223 224 225

	/* Controls for the clock computation, to override various stages. */
	bool clock_set;

226 227 228 229 230 231 232
	/*
	 * crtc bandwidth limit, don't increase pipe bpp or clock if not really
	 * required. This is set in the 2nd loop of calling encoder's
	 * ->compute_config if the first pick doesn't work out.
	 */
	bool bw_constrained;

233 234
	/* Settings for the intel dpll used on pretty much everything but
	 * haswell. */
235
	struct dpll dpll;
236

237
	int pipe_bpp;
238
	struct intel_link_m_n dp_m_n;
239 240 241 242 243 244
	/**
	 * This is currently used by DP and HDMI encoders since those can have a
	 * target pixel clock != the port link clock (which is currently stored
	 * in adjusted_mode->clock).
	 */
	int pixel_target_clock;
245 246
	/* Used by SDVO (and if we ever fix it, HDMI). */
	unsigned pixel_multiplier;
247 248

	/* Panel fitter controls for gen2-gen4 + VLV */
249 250 251
	struct {
		u32 control;
		u32 pgm_ratios;
252
		u32 lvds_border_bits;
253 254 255 256 257 258 259
	} gmch_pfit;

	/* Panel fitter placement and size for Ironlake+ */
	struct {
		u32 pos;
		u32 size;
	} pch_pfit;
260

261
	/* FDI configuration, only valid if has_pch_encoder is set. */
262
	int fdi_lanes;
263
	struct intel_link_m_n fdi_m_n;
264 265
};

266 267
struct intel_crtc {
	struct drm_crtc base;
268 269
	enum pipe pipe;
	enum plane plane;
270
	u8 lut_r[256], lut_g[256], lut_b[256];
271 272 273 274 275 276
	/*
	 * Whether the crtc and the connected output pipeline is active. Implies
	 * that crtc->enabled is set, i.e. the current mode configuration has
	 * some outputs connected to this crtc.
	 */
	bool active;
277
	bool eld_vld;
278
	bool primary_disabled; /* is the crtc obscured by a plane? */
279
	bool lowfreq_avail;
280
	struct intel_overlay *overlay;
281
	struct intel_unpin_work *unpin_work;
282

283 284
	atomic_t unpin_work_count;

285 286 287 288 289
	/* Display surface base address adjustement for pageflips. Note that on
	 * gen4+ this only adjusts up to a tile, offsets within a tile are
	 * handled in the hw itself (with the TILEOFF register). */
	unsigned long dspaddr_offset;

290
	struct drm_i915_gem_object *cursor_bo;
291 292 293
	uint32_t cursor_addr;
	int16_t cursor_x, cursor_y;
	int16_t cursor_width, cursor_height;
294
	bool cursor_visible;
295

296 297
	struct intel_crtc_config config;

298 299
	/* We can share PLLs across outputs if the timings match */
	struct intel_pch_pll *pch_pll;
300
	uint32_t ddi_pll_sel;
301 302 303

	/* reset counter value when the last flip was submitted */
	unsigned int reset_counter;
304 305 306 307

	/* Access to these should be protected by dev_priv->irq_lock. */
	bool cpu_fifo_underrun_disabled;
	bool pch_fifo_underrun_disabled;
308 309
};

310 311
struct intel_plane {
	struct drm_plane base;
312
	int plane;
313 314
	enum pipe pipe;
	struct drm_i915_gem_object *obj;
315
	bool can_scale;
316 317
	int max_downscale;
	u32 lut_r[1024], lut_g[1024], lut_b[1024];
318 319 320 321
	int crtc_x, crtc_y;
	unsigned int crtc_w, crtc_h;
	uint32_t src_x, src_y;
	uint32_t src_w, src_h;
322 323 324 325 326 327 328 329
	void (*update_plane)(struct drm_plane *plane,
			     struct drm_framebuffer *fb,
			     struct drm_i915_gem_object *obj,
			     int crtc_x, int crtc_y,
			     unsigned int crtc_w, unsigned int crtc_h,
			     uint32_t x, uint32_t y,
			     uint32_t src_w, uint32_t src_h);
	void (*disable_plane)(struct drm_plane *plane);
330 331 332 333
	int (*update_colorkey)(struct drm_plane *plane,
			       struct drm_intel_sprite_colorkey *key);
	void (*get_colorkey)(struct drm_plane *plane,
			     struct drm_intel_sprite_colorkey *key);
334 335
};

336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354
struct intel_watermark_params {
	unsigned long fifo_size;
	unsigned long max_wm;
	unsigned long default_wm;
	unsigned long guard_size;
	unsigned long cacheline_size;
};

struct cxsr_latency {
	int is_desktop;
	int is_ddr3;
	unsigned long fsb_freq;
	unsigned long mem_freq;
	unsigned long display_sr;
	unsigned long display_hpll_disable;
	unsigned long cursor_sr;
	unsigned long cursor_hpll_disable;
};

355
#define to_intel_crtc(x) container_of(x, struct intel_crtc, base)
356
#define to_intel_connector(x) container_of(x, struct intel_connector, base)
357
#define to_intel_encoder(x) container_of(x, struct intel_encoder, base)
358
#define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base)
359
#define to_intel_plane(x) container_of(x, struct intel_plane, base)
360

361 362
#define DIP_HEADER_SIZE	5

363 364 365
#define DIP_TYPE_AVI    0x82
#define DIP_VERSION_AVI 0x2
#define DIP_LEN_AVI     13
366 367
#define DIP_AVI_PR_1    0
#define DIP_AVI_PR_2    1
368 369 370
#define DIP_AVI_RGB_QUANT_RANGE_DEFAULT	(0 << 2)
#define DIP_AVI_RGB_QUANT_RANGE_LIMITED	(1 << 2)
#define DIP_AVI_RGB_QUANT_RANGE_FULL	(2 << 2)
371

372
#define DIP_TYPE_SPD	0x83
373 374 375 376 377 378 379 380 381 382 383 384 385 386 387
#define DIP_VERSION_SPD	0x1
#define DIP_LEN_SPD	25
#define DIP_SPD_UNKNOWN	0
#define DIP_SPD_DSTB	0x1
#define DIP_SPD_DVDP	0x2
#define DIP_SPD_DVHS	0x3
#define DIP_SPD_HDDVR	0x4
#define DIP_SPD_DVC	0x5
#define DIP_SPD_DSC	0x6
#define DIP_SPD_VCD	0x7
#define DIP_SPD_GAME	0x8
#define DIP_SPD_PC	0x9
#define DIP_SPD_BD	0xa
#define DIP_SPD_SCD	0xb

388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403
struct dip_infoframe {
	uint8_t type;		/* HB0 */
	uint8_t ver;		/* HB1 */
	uint8_t len;		/* HB2 - body len, not including checksum */
	uint8_t ecc;		/* Header ECC */
	uint8_t checksum;	/* PB0 */
	union {
		struct {
			/* PB1 - Y 6:5, A 4:4, B 3:2, S 1:0 */
			uint8_t Y_A_B_S;
			/* PB2 - C 7:6, M 5:4, R 3:0 */
			uint8_t C_M_R;
			/* PB3 - ITC 7:7, EC 6:4, Q 3:2, SC 1:0 */
			uint8_t ITC_EC_Q_SC;
			/* PB4 - VIC 6:0 */
			uint8_t VIC;
404 405
			/* PB5 - YQ 7:6, CN 5:4, PR 3:0 */
			uint8_t YQ_CN_PR;
406 407 408 409 410
			/* PB6 to PB13 */
			uint16_t top_bar_end;
			uint16_t bottom_bar_start;
			uint16_t left_bar_end;
			uint16_t right_bar_start;
411
		} __attribute__ ((packed)) avi;
412 413 414 415
		struct {
			uint8_t vn[8];
			uint8_t pd[16];
			uint8_t sdi;
416
		} __attribute__ ((packed)) spd;
417 418 419 420
		uint8_t payload[27];
	} __attribute__ ((packed)) body;
} __attribute__((packed));

421
struct intel_hdmi {
422
	u32 hdmi_reg;
423 424
	int ddc_bus;
	uint32_t color_range;
425
	bool color_range_auto;
426 427 428
	bool has_hdmi_sink;
	bool has_audio;
	enum hdmi_force_audio force_audio;
429
	bool rgb_quant_range_selectable;
430 431
	void (*write_infoframe)(struct drm_encoder *encoder,
				struct dip_infoframe *frame);
432 433
	void (*set_infoframes)(struct drm_encoder *encoder,
			       struct drm_display_mode *adjusted_mode);
434 435
};

436
#define DP_MAX_DOWNSTREAM_PORTS		0x10
437 438 439 440
#define DP_LINK_CONFIGURATION_SIZE	9

struct intel_dp {
	uint32_t output_reg;
441
	uint32_t aux_ch_ctl_reg;
442 443 444 445 446
	uint32_t DP;
	uint8_t  link_configuration[DP_LINK_CONFIGURATION_SIZE];
	bool has_audio;
	enum hdmi_force_audio force_audio;
	uint32_t color_range;
447
	bool color_range_auto;
448 449 450
	uint8_t link_bw;
	uint8_t lane_count;
	uint8_t dpcd[DP_RECEIVER_CAP_SIZE];
451
	uint8_t downstream_ports[DP_MAX_DOWNSTREAM_PORTS];
452 453 454 455 456 457 458 459 460 461 462
	struct i2c_adapter adapter;
	struct i2c_algo_dp_aux_data algo;
	bool is_pch_edp;
	uint8_t train_set[4];
	int panel_power_up_delay;
	int panel_power_down_delay;
	int panel_power_cycle_delay;
	int backlight_on_delay;
	int backlight_off_delay;
	struct delayed_work panel_vdd_work;
	bool want_panel_vdd;
463
	struct intel_connector *attached_connector;
464 465
};

466 467
struct intel_digital_port {
	struct intel_encoder base;
468
	enum port port;
469
	u32 port_reversal;
470 471 472 473
	struct intel_dp dp;
	struct intel_hdmi hdmi;
};

474 475 476 477 478 479 480 481 482 483 484 485 486
static inline int
vlv_dport_to_channel(struct intel_digital_port *dport)
{
	switch (dport->port) {
	case PORT_B:
		return 0;
	case PORT_C:
		return 1;
	default:
		BUG();
	}
}

487 488 489 490 491 492 493
static inline struct drm_crtc *
intel_get_crtc_for_pipe(struct drm_device *dev, int pipe)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	return dev_priv->pipe_to_crtc_mapping[pipe];
}

494 495 496 497 498 499 500
static inline struct drm_crtc *
intel_get_crtc_for_plane(struct drm_device *dev, int plane)
{
	struct drm_i915_private *dev_priv = dev->dev_private;
	return dev_priv->plane_to_crtc_mapping[plane];
}

501 502
struct intel_unpin_work {
	struct work_struct work;
503
	struct drm_crtc *crtc;
504 505
	struct drm_i915_gem_object *old_fb_obj;
	struct drm_i915_gem_object *pending_flip_obj;
506
	struct drm_pending_vblank_event *event;
507 508 509 510
	atomic_t pending;
#define INTEL_FLIP_INACTIVE	0
#define INTEL_FLIP_PENDING	1
#define INTEL_FLIP_COMPLETE	2
511 512 513
	bool enable_stall_check;
};

514 515 516 517 518 519 520
struct intel_fbc_work {
	struct delayed_work work;
	struct drm_crtc *crtc;
	struct drm_framebuffer *fb;
	int interval;
};

521 522
int intel_pch_rawclk(struct drm_device *dev);

523 524
int intel_connector_update_modes(struct drm_connector *connector,
				struct edid *edid);
525
int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter);
526

527
extern void intel_attach_force_audio_property(struct drm_connector *connector);
528 529
extern void intel_attach_broadcast_rgb_property(struct drm_connector *connector);

530
extern bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
531
extern void intel_crt_init(struct drm_device *dev);
532
extern void intel_hdmi_init(struct drm_device *dev,
533
			    int hdmi_reg, enum port port);
534 535
extern void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port,
				      struct intel_connector *intel_connector);
536
extern struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder);
537 538
extern bool intel_hdmi_compute_config(struct intel_encoder *encoder,
				      struct intel_crtc_config *pipe_config);
539
extern void intel_dip_infoframe_csum(struct dip_infoframe *avi_if);
540 541
extern bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg,
			    bool is_sdvob);
542 543
extern void intel_dvo_init(struct drm_device *dev);
extern void intel_tv_init(struct drm_device *dev);
544 545
extern void intel_mark_busy(struct drm_device *dev);
extern void intel_mark_fb_busy(struct drm_i915_gem_object *obj);
546
extern void intel_mark_idle(struct drm_device *dev);
547
extern bool intel_lvds_init(struct drm_device *dev);
548
extern bool intel_is_dual_link_lvds(struct drm_device *dev);
549 550
extern void intel_dp_init(struct drm_device *dev, int output_reg,
			  enum port port);
551 552
extern void intel_dp_init_connector(struct intel_digital_port *intel_dig_port,
				    struct intel_connector *intel_connector);
553
extern void intel_dp_init_link_config(struct intel_dp *intel_dp);
554 555 556
extern void intel_dp_start_link_train(struct intel_dp *intel_dp);
extern void intel_dp_complete_link_train(struct intel_dp *intel_dp);
extern void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode);
557 558
extern void intel_dp_encoder_destroy(struct drm_encoder *encoder);
extern void intel_dp_check_link_status(struct intel_dp *intel_dp);
559 560
extern bool intel_dp_compute_config(struct intel_encoder *encoder,
				    struct intel_crtc_config *pipe_config);
561
extern bool intel_dpd_is_edp(struct drm_device *dev);
562 563
extern void ironlake_edp_backlight_on(struct intel_dp *intel_dp);
extern void ironlake_edp_backlight_off(struct intel_dp *intel_dp);
564 565 566 567
extern void ironlake_edp_panel_on(struct intel_dp *intel_dp);
extern void ironlake_edp_panel_off(struct intel_dp *intel_dp);
extern void ironlake_edp_panel_vdd_on(struct intel_dp *intel_dp);
extern void ironlake_edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync);
568
extern bool intel_encoder_is_pch_edp(struct drm_encoder *encoder);
569
extern int intel_plane_init(struct drm_device *dev, enum pipe pipe, int plane);
570 571
extern void intel_flush_display_plane(struct drm_i915_private *dev_priv,
				      enum plane plane);
572

573
/* intel_panel.c */
574 575
extern int intel_panel_init(struct intel_panel *panel,
			    struct drm_display_mode *fixed_mode);
576 577
extern void intel_panel_fini(struct intel_panel *panel);

578 579
extern void intel_fixed_panel_mode(struct drm_display_mode *fixed_mode,
				   struct drm_display_mode *adjusted_mode);
580 581 582
extern void intel_pch_panel_fitting(struct intel_crtc *crtc,
				    struct intel_crtc_config *pipe_config,
				    int fitting_mode);
583 584 585
extern void intel_gmch_panel_fitting(struct intel_crtc *crtc,
				     struct intel_crtc_config *pipe_config,
				     int fitting_mode);
586 587
extern void intel_panel_set_backlight(struct drm_device *dev,
				      u32 level, u32 max);
588
extern int intel_panel_setup_backlight(struct drm_connector *connector);
589 590
extern void intel_panel_enable_backlight(struct drm_device *dev,
					 enum pipe pipe);
591
extern void intel_panel_disable_backlight(struct drm_device *dev);
592
extern void intel_panel_destroy_backlight(struct drm_device *dev);
593
extern enum drm_connector_status intel_panel_detect(struct drm_device *dev);
594

595
struct intel_set_config {
596 597
	struct drm_encoder **save_connector_encoders;
	struct drm_crtc **save_encoder_crtcs;
598 599 600

	bool fb_changed;
	bool mode_changed;
601 602
};

603 604
extern int intel_set_mode(struct drm_crtc *crtc, struct drm_display_mode *mode,
			  int x, int y, struct drm_framebuffer *old_fb);
605
extern void intel_modeset_disable(struct drm_device *dev);
606
extern void intel_crtc_restore_mode(struct drm_crtc *crtc);
607
extern void intel_crtc_load_lut(struct drm_crtc *crtc);
608
extern void intel_crtc_update_dpms(struct drm_crtc *crtc);
609
extern void intel_encoder_destroy(struct drm_encoder *encoder);
610
extern void intel_encoder_dpms(struct intel_encoder *encoder, int mode);
611
extern bool intel_encoder_check_is_cloned(struct intel_encoder *encoder);
612
extern void intel_connector_dpms(struct drm_connector *, int mode);
613
extern bool intel_connector_get_hw_state(struct intel_connector *connector);
614
extern void intel_modeset_check_state(struct drm_device *dev);
615
extern void intel_plane_restore(struct drm_plane *plane);
616

617

618 619 620 621 622
static inline struct intel_encoder *intel_attached_encoder(struct drm_connector *connector)
{
	return to_intel_connector(connector)->encoder;
}

623 624
static inline struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder)
{
625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645
	struct intel_digital_port *intel_dig_port =
		container_of(encoder, struct intel_digital_port, base.base);
	return &intel_dig_port->dp;
}

static inline struct intel_digital_port *
enc_to_dig_port(struct drm_encoder *encoder)
{
	return container_of(encoder, struct intel_digital_port, base.base);
}

static inline struct intel_digital_port *
dp_to_dig_port(struct intel_dp *intel_dp)
{
	return container_of(intel_dp, struct intel_digital_port, dp);
}

static inline struct intel_digital_port *
hdmi_to_dig_port(struct intel_hdmi *intel_hdmi)
{
	return container_of(intel_hdmi, struct intel_digital_port, hdmi);
646 647
}

648 649 650
bool ibx_digital_port_connected(struct drm_i915_private *dev_priv,
				struct intel_digital_port *port);

651 652 653
extern void intel_connector_attach_encoder(struct intel_connector *connector,
					   struct intel_encoder *encoder);
extern struct drm_encoder *intel_best_encoder(struct drm_connector *connector);
654 655 656

extern struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
						    struct drm_crtc *crtc);
657 658
int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
Paulo Zanoni's avatar
Paulo Zanoni committed
659 660 661
extern enum transcoder
intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
			     enum pipe pipe);
662
extern void intel_wait_for_vblank(struct drm_device *dev, int pipe);
663
extern void intel_wait_for_pipe_off(struct drm_device *dev, int pipe);
664
extern int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp);
665
extern void vlv_wait_port_ready(struct drm_i915_private *dev_priv, int port);
666 667

struct intel_load_detect_pipe {
668
	struct drm_framebuffer *release_fb;
669 670 671
	bool load_detect_temp;
	int dpms_mode;
};
672
extern bool intel_get_load_detect_pipe(struct drm_connector *connector,
673
				       struct drm_display_mode *mode,
674
				       struct intel_load_detect_pipe *old);
675
extern void intel_release_load_detect_pipe(struct drm_connector *connector,
676
					   struct intel_load_detect_pipe *old);
677 678 679 680

extern void intelfb_restore(void);
extern void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
				    u16 blue, int regno);
681 682
extern void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
				    u16 *blue, int regno);
683
extern void intel_enable_clock_gating(struct drm_device *dev);
684

685
extern int intel_pin_and_fence_fb_obj(struct drm_device *dev,
686
				      struct drm_i915_gem_object *obj,
687
				      struct intel_ring_buffer *pipelined);
688
extern void intel_unpin_fb_obj(struct drm_i915_gem_object *obj);
689

690 691
extern int intel_framebuffer_init(struct drm_device *dev,
				  struct intel_framebuffer *ifb,
692
				  struct drm_mode_fb_cmd2 *mode_cmd,
693
				  struct drm_i915_gem_object *obj);
694
extern int intel_fbdev_init(struct drm_device *dev);
695
extern void intel_fbdev_initial_config(struct drm_device *dev);
696
extern void intel_fbdev_fini(struct drm_device *dev);
697
extern void intel_fbdev_set_suspend(struct drm_device *dev, int state);
698 699
extern void intel_prepare_page_flip(struct drm_device *dev, int plane);
extern void intel_finish_page_flip(struct drm_device *dev, int pipe);
700
extern void intel_finish_page_flip_plane(struct drm_device *dev, int plane);
701

702 703
extern void intel_setup_overlay(struct drm_device *dev);
extern void intel_cleanup_overlay(struct drm_device *dev);
704
extern int intel_overlay_switch_off(struct intel_overlay *overlay);
705 706 707 708
extern int intel_overlay_put_image(struct drm_device *dev, void *data,
				   struct drm_file *file_priv);
extern int intel_overlay_attrs(struct drm_device *dev, void *data,
			       struct drm_file *file_priv);
709

710
extern void intel_fb_output_poll_changed(struct drm_device *dev);
711
extern void intel_fb_restore_mode(struct drm_device *dev);
712

713 714 715 716 717
extern void assert_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
			bool state);
#define assert_pipe_enabled(d, p) assert_pipe(d, p, true)
#define assert_pipe_disabled(d, p) assert_pipe(d, p, false)

718
extern void intel_init_clock_gating(struct drm_device *dev);
719
extern void intel_suspend_hw(struct drm_device *dev);
720 721
extern void intel_write_eld(struct drm_encoder *encoder,
			    struct drm_display_mode *mode);
722
extern void intel_prepare_ddi(struct drm_device *dev);
723
extern void hsw_fdi_link_train(struct drm_crtc *crtc);
724
extern void intel_ddi_init(struct drm_device *dev, enum port port);
725

726
/* For use by IVB LP watermark workaround in intel_sprite.c */
727
extern void intel_update_watermarks(struct drm_device *dev);
728 729 730
extern void intel_update_sprite_watermarks(struct drm_device *dev, int pipe,
					   uint32_t sprite_width,
					   int pixel_size);
731 732
extern void intel_update_linetime_watermarks(struct drm_device *dev, int pipe,
			 struct drm_display_mode *mode);
733

734 735 736 737
extern unsigned long intel_gen4_compute_page_offset(int *x, int *y,
						    unsigned int tiling_mode,
						    unsigned int bpp,
						    unsigned int pitch);
738

739 740 741 742 743
extern int intel_sprite_set_colorkey(struct drm_device *dev, void *data,
				     struct drm_file *file_priv);
extern int intel_sprite_get_colorkey(struct drm_device *dev, void *data,
				     struct drm_file *file_priv);

Jesse Barnes's avatar
Jesse Barnes committed
744
extern u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg);
745 746
extern void intel_dpio_write(struct drm_i915_private *dev_priv, int reg,
			     u32 val);
Jesse Barnes's avatar
Jesse Barnes committed
747

748
/* Power-related functions, located in intel_pm.c */
749
extern void intel_init_pm(struct drm_device *dev);
750 751 752 753
/* FBC */
extern bool intel_fbc_enabled(struct drm_device *dev);
extern void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval);
extern void intel_update_fbc(struct drm_device *dev);
754 755 756
/* IPS */
extern void intel_gpu_ips_init(struct drm_i915_private *dev_priv);
extern void intel_gpu_ips_teardown(void);
757

758 759
extern bool intel_display_power_enabled(struct drm_device *dev,
					enum intel_display_power_domain domain);
760
extern void intel_init_power_well(struct drm_device *dev);
761
extern void intel_set_power_well(struct drm_device *dev, bool enable);
762 763
extern void intel_enable_gt_powersave(struct drm_device *dev);
extern void intel_disable_gt_powersave(struct drm_device *dev);
764
extern void gen6_gt_check_fifodbg(struct drm_i915_private *dev_priv);
765
extern void ironlake_teardown_rc6(struct drm_device *dev);
766

767 768
extern bool intel_ddi_get_hw_state(struct intel_encoder *encoder,
				   enum pipe *pipe);
769
extern int intel_ddi_get_cdclk_freq(struct drm_i915_private *dev_priv);
770
extern void intel_ddi_pll_init(struct drm_device *dev);
771
extern void intel_ddi_enable_transcoder_func(struct drm_crtc *crtc);
772 773
extern void intel_ddi_disable_transcoder_func(struct drm_i915_private *dev_priv,
					      enum transcoder cpu_transcoder);
774 775
extern void intel_ddi_enable_pipe_clock(struct intel_crtc *intel_crtc);
extern void intel_ddi_disable_pipe_clock(struct intel_crtc *intel_crtc);
776 777 778
extern void intel_ddi_setup_hw_pll_state(struct drm_device *dev);
extern bool intel_ddi_pll_mode_set(struct drm_crtc *crtc, int clock);
extern void intel_ddi_put_crtc_pll(struct drm_crtc *crtc);
779
extern void intel_ddi_set_pipe_settings(struct drm_crtc *crtc);
780
extern void intel_ddi_prepare_link_retrain(struct drm_encoder *encoder);
781 782 783
extern bool
intel_ddi_connector_get_hw_state(struct intel_connector *intel_connector);
extern void intel_ddi_fdi_disable(struct drm_crtc *crtc);
784

785
extern void intel_display_handle_reset(struct drm_device *dev);
786 787 788 789 790 791
extern bool intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev,
						  enum pipe pipe,
						  bool enable);
extern bool intel_set_pch_fifo_underrun_reporting(struct drm_device *dev,
						 enum transcoder pch_transcoder,
						 bool enable);
792

793
#endif /* __INTEL_DRV_H__ */