Skip to content
GitLab
Projects Groups Topics Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
  • Register
  • Sign in
  • L linux
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributor statistics
    • Graph
    • Compare revisions
  • Issues 0
    • Issues 0
    • List
    • Boards
    • Service Desk
    • Milestones
  • Merge requests 0
    • Merge requests 0
  • Deployments
    • Deployments
    • Releases
  • Monitor
    • Monitor
    • Incidents
  • Analytics
    • Analytics
    • Value stream
    • Repository
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Activity
  • Graph
  • Create a new issue
  • Commits
  • Issue Boards
Collapse sidebar
  • Kirill Smelkov
  • linux
  • Repository
You need to sign in or sign up before continuing.
  • linux
  • ..
  • amdgpu_dm
  • amdgpu_dm_mst_types.c
Find file BlameHistoryPermalink
  • Fangzhi Zuo's avatar
    drm/amd/display: Take FEC Overhead into Timeslot Calculation · 68dc1846
    Fangzhi Zuo authored Feb 28, 2023
    
    
    8b/10b encoding needs to add 3% fec overhead into the pbn.
    In the Synapcis Cascaded MST hub, the first stage MST branch device
    needs the information to determine the timeslot count for the
    second stage MST branch device. Missing this overhead will leads to
    insufficient timeslot allocation.
    
    Cc: stable@vger.kernel.org
    Cc: Mario Limonciello <mario.limonciello@amd.com>
    Reviewed-by: default avatarHersen Wu <hersenxs.wu@amd.com>
    Acked-by: default avatarQingqing Zhuo <qingqing.zhuo@amd.com>
    Signed-off-by: default avatarFangzhi Zuo <Jerry.Zuo@amd.com>
    Tested-by: default avatarDaniel Wheeler <daniel.wheeler@amd.com>
    Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
    68dc1846
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7