• Richard woodruff's avatar
    i2c-omap: Double clear of ARDY status in IRQ handler · cb527ede
    Richard woodruff authored
    This errata occurs when the ARDY interrupt generation is enabled.
    At the begining of every new transaction the ARDY interrupt is cleared.
    
    On continuous i2c transactions where after clearing the ARDY bit from
    I2C_STAT register (clearing the interrupt), the IRQ line is reasserted and the
    I2C_STAT[ARDY] bit set again on 1. In fact, the ARDY status bit is not cleared
    at the write access to I2C_STAT[ARDY] and only the IRQ line is deasserted and
    then reasserted. This is not captured in the usual errata documents.
    
    The workaround is to have a double clear of ARDY status in irq handler.
    Signed-off-by: default avatarRichard woodruff <r-woodruff2@ti.com>
    Signed-off-by: default avatarKeerthy <j-keerthy@ti.com>
    Signed-off-by: default avatarBen Dooks <ben-linux@fluff.org>
    cb527ede
i2c-omap.c 31.9 KB