-
Alex Deucher authored
Since the clock scaling is based on fb divider adjustments, make sure the other pll parameters are the same. Signed-off-by:
Alex Deucher <alexander.deucher@amd.com> Reviewed-by:
Christian König <christian.koenig@amd.com>
ce7b30e0