Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
006a851b
Commit
006a851b
authored
Jun 26, 2012
by
Steven J. Hill
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
MIPS: Add support for the 1074K core.
Signed-off-by:
Steven J. Hill
<
sjhill@mips.com
>
parent
fea7a08a
Changes
4
Hide whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
28 additions
and
0 deletions
+28
-0
arch/mips/include/asm/cpu.h
arch/mips/include/asm/cpu.h
+1
-0
arch/mips/include/asm/mipsregs.h
arch/mips/include/asm/mipsregs.h
+2
-0
arch/mips/kernel/cpu-probe.c
arch/mips/kernel/cpu-probe.c
+4
-0
arch/mips/mm/c-r4k.c
arch/mips/mm/c-r4k.c
+21
-0
No files found.
arch/mips/include/asm/cpu.h
View file @
006a851b
...
@@ -94,6 +94,7 @@
...
@@ -94,6 +94,7 @@
#define PRID_IMP_24KE 0x9600
#define PRID_IMP_24KE 0x9600
#define PRID_IMP_74K 0x9700
#define PRID_IMP_74K 0x9700
#define PRID_IMP_1004K 0x9900
#define PRID_IMP_1004K 0x9900
#define PRID_IMP_1074K 0x9a00
#define PRID_IMP_M14KC 0x9c00
#define PRID_IMP_M14KC 0x9c00
/*
/*
...
...
arch/mips/include/asm/mipsregs.h
View file @
006a851b
...
@@ -596,6 +596,8 @@
...
@@ -596,6 +596,8 @@
#define MIPS_CONF4_MMUEXTDEF (_ULCAST_(3) << 14)
#define MIPS_CONF4_MMUEXTDEF (_ULCAST_(3) << 14)
#define MIPS_CONF4_MMUEXTDEF_MMUSIZEEXT (_ULCAST_(1) << 14)
#define MIPS_CONF4_MMUEXTDEF_MMUSIZEEXT (_ULCAST_(1) << 14)
#define MIPS_CONF6_SYND (_ULCAST_(1) << 13)
#define MIPS_CONF7_WII (_ULCAST_(1) << 31)
#define MIPS_CONF7_WII (_ULCAST_(1) << 31)
#define MIPS_CONF7_RPS (_ULCAST_(1) << 2)
#define MIPS_CONF7_RPS (_ULCAST_(1) << 2)
...
...
arch/mips/kernel/cpu-probe.c
View file @
006a851b
...
@@ -857,6 +857,10 @@ static inline void cpu_probe_mips(struct cpuinfo_mips *c, unsigned int cpu)
...
@@ -857,6 +857,10 @@ static inline void cpu_probe_mips(struct cpuinfo_mips *c, unsigned int cpu)
c
->
cputype
=
CPU_1004K
;
c
->
cputype
=
CPU_1004K
;
__cpu_name
[
cpu
]
=
"MIPS 1004Kc"
;
__cpu_name
[
cpu
]
=
"MIPS 1004Kc"
;
break
;
break
;
case
PRID_IMP_1074K
:
c
->
cputype
=
CPU_74K
;
__cpu_name
[
cpu
]
=
"MIPS 1074Kc"
;
break
;
}
}
spram_config
();
spram_config
();
...
...
arch/mips/mm/c-r4k.c
View file @
006a851b
...
@@ -786,6 +786,25 @@ static inline void rm7k_erratum31(void)
...
@@ -786,6 +786,25 @@ static inline void rm7k_erratum31(void)
}
}
}
}
static
inline
void
alias_74k_erratum
(
struct
cpuinfo_mips
*
c
)
{
/*
* Early versions of the 74K do not update the cache tags on a
* vtag miss/ptag hit which can occur in the case of KSEG0/KUSEG
* aliases. In this case it is better to treat the cache as always
* having aliases.
*/
if
((
c
->
processor_id
&
0xff
)
<=
PRID_REV_ENCODE_332
(
2
,
4
,
0
))
c
->
dcache
.
flags
|=
MIPS_CACHE_VTAG
;
if
((
c
->
processor_id
&
0xff
)
==
PRID_REV_ENCODE_332
(
2
,
4
,
0
))
write_c0_config6
(
read_c0_config6
()
|
MIPS_CONF6_SYND
);
if
(((
c
->
processor_id
&
0xff00
)
==
PRID_IMP_1074K
)
&&
((
c
->
processor_id
&
0xff
)
<=
PRID_REV_ENCODE_332
(
1
,
1
,
0
)))
{
c
->
dcache
.
flags
|=
MIPS_CACHE_VTAG
;
write_c0_config6
(
read_c0_config6
()
|
MIPS_CONF6_SYND
);
}
}
static
char
*
way_string
[]
__cpuinitdata
=
{
NULL
,
"direct mapped"
,
"2-way"
,
static
char
*
way_string
[]
__cpuinitdata
=
{
NULL
,
"direct mapped"
,
"2-way"
,
"3-way"
,
"4-way"
,
"5-way"
,
"6-way"
,
"7-way"
,
"8-way"
"3-way"
,
"4-way"
,
"5-way"
,
"6-way"
,
"7-way"
,
"8-way"
};
};
...
@@ -1056,6 +1075,8 @@ static void __cpuinit probe_pcache(void)
...
@@ -1056,6 +1075,8 @@ static void __cpuinit probe_pcache(void)
case
CPU_34K
:
case
CPU_34K
:
case
CPU_74K
:
case
CPU_74K
:
case
CPU_1004K
:
case
CPU_1004K
:
if
(
c
->
cputype
==
CPU_74K
)
alias_74k_erratum
(
c
);
if
((
read_c0_config7
()
&
(
1
<<
16
)))
{
if
((
read_c0_config7
()
&
(
1
<<
16
)))
{
/* effectively physically indexed dcache,
/* effectively physically indexed dcache,
thus no virtual aliases. */
thus no virtual aliases. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment