Commit 074ef0d2 authored by David Daney's avatar David Daney Committed by Ralf Baechle

MIPS: Add more CPU identifiers for Octeon II CPUs.

The CPU identifiers for cn68XX, cn66XX and cn61XX are known, so add
them.
Signed-off-by: default avatarDavid Daney <david.daney@cavium.com>
To: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/2776/Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent b2788965
...@@ -135,6 +135,9 @@ ...@@ -135,6 +135,9 @@
#define PRID_IMP_CAVIUM_CN50XX 0x0600 #define PRID_IMP_CAVIUM_CN50XX 0x0600
#define PRID_IMP_CAVIUM_CN52XX 0x0700 #define PRID_IMP_CAVIUM_CN52XX 0x0700
#define PRID_IMP_CAVIUM_CN63XX 0x9000 #define PRID_IMP_CAVIUM_CN63XX 0x9000
#define PRID_IMP_CAVIUM_CN68XX 0x9100
#define PRID_IMP_CAVIUM_CN66XX 0x9200
#define PRID_IMP_CAVIUM_CN61XX 0x9300
/* /*
* These are the PRID's for when 23:16 == PRID_COMP_INGENIC * These are the PRID's for when 23:16 == PRID_COMP_INGENIC
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment