Commit 23a271ec authored by David Daney's avatar David Daney Committed by Ralf Baechle

MIPS: Octeon: Guard the Kconfig body with CPU_CAVIUM_OCTEON

Instead of making each Octeon specific option depend on
CPU_CAVIUM_OCTEON, gate the body of the entire file with
CPU_CAVIUM_OCTEON.  With this change, CAVIUM_OCTEON_SPECIFIC_OPTIONS
becomes useless, so get rid of it as well.
Signed-off-by: default avatarDavid Daney <ddaney@caviumnetworks.com>
To: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/2091/Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent e3fb3f27
config CAVIUM_OCTEON_SPECIFIC_OPTIONS if CPU_CAVIUM_OCTEON
bool "Enable Octeon specific options"
depends on CPU_CAVIUM_OCTEON
default "y"
config CAVIUM_CN63XXP1 config CAVIUM_CN63XXP1
bool "Enable CN63XXP1 errata worarounds" bool "Enable CN63XXP1 errata worarounds"
depends on CAVIUM_OCTEON_SPECIFIC_OPTIONS
default "n" default "n"
help help
The CN63XXP1 chip requires build time workarounds to The CN63XXP1 chip requires build time workarounds to
...@@ -16,7 +12,6 @@ config CAVIUM_CN63XXP1 ...@@ -16,7 +12,6 @@ config CAVIUM_CN63XXP1
config CAVIUM_OCTEON_2ND_KERNEL config CAVIUM_OCTEON_2ND_KERNEL
bool "Build the kernel to be used as a 2nd kernel on the same chip" bool "Build the kernel to be used as a 2nd kernel on the same chip"
depends on CAVIUM_OCTEON_SPECIFIC_OPTIONS
default "n" default "n"
help help
This option configures this kernel to be linked at a different This option configures this kernel to be linked at a different
...@@ -26,7 +21,6 @@ config CAVIUM_OCTEON_2ND_KERNEL ...@@ -26,7 +21,6 @@ config CAVIUM_OCTEON_2ND_KERNEL
config CAVIUM_OCTEON_HW_FIX_UNALIGNED config CAVIUM_OCTEON_HW_FIX_UNALIGNED
bool "Enable hardware fixups of unaligned loads and stores" bool "Enable hardware fixups of unaligned loads and stores"
depends on CAVIUM_OCTEON_SPECIFIC_OPTIONS
default "y" default "y"
help help
Configure the Octeon hardware to automatically fix unaligned loads Configure the Octeon hardware to automatically fix unaligned loads
...@@ -38,7 +32,6 @@ config CAVIUM_OCTEON_HW_FIX_UNALIGNED ...@@ -38,7 +32,6 @@ config CAVIUM_OCTEON_HW_FIX_UNALIGNED
config CAVIUM_OCTEON_CVMSEG_SIZE config CAVIUM_OCTEON_CVMSEG_SIZE
int "Number of L1 cache lines reserved for CVMSEG memory" int "Number of L1 cache lines reserved for CVMSEG memory"
depends on CAVIUM_OCTEON_SPECIFIC_OPTIONS
range 0 54 range 0 54
default 1 default 1
help help
...@@ -50,7 +43,6 @@ config CAVIUM_OCTEON_CVMSEG_SIZE ...@@ -50,7 +43,6 @@ config CAVIUM_OCTEON_CVMSEG_SIZE
config CAVIUM_OCTEON_LOCK_L2 config CAVIUM_OCTEON_LOCK_L2
bool "Lock often used kernel code in the L2" bool "Lock often used kernel code in the L2"
depends on CAVIUM_OCTEON_SPECIFIC_OPTIONS
default "y" default "y"
help help
Enable locking parts of the kernel into the L2 cache. Enable locking parts of the kernel into the L2 cache.
...@@ -93,7 +85,6 @@ config CAVIUM_OCTEON_LOCK_L2_MEMCPY ...@@ -93,7 +85,6 @@ config CAVIUM_OCTEON_LOCK_L2_MEMCPY
config ARCH_SPARSEMEM_ENABLE config ARCH_SPARSEMEM_ENABLE
def_bool y def_bool y
select SPARSEMEM_STATIC select SPARSEMEM_STATIC
depends on CPU_CAVIUM_OCTEON
config CAVIUM_OCTEON_HELPER config CAVIUM_OCTEON_HELPER
def_bool y def_bool y
...@@ -107,6 +98,8 @@ config NEED_SG_DMA_LENGTH ...@@ -107,6 +98,8 @@ config NEED_SG_DMA_LENGTH
config SWIOTLB config SWIOTLB
def_bool y def_bool y
depends on CPU_CAVIUM_OCTEON
select IOMMU_HELPER select IOMMU_HELPER
select NEED_SG_DMA_LENGTH select NEED_SG_DMA_LENGTH
endif # CPU_CAVIUM_OCTEON
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment