Commit 3834ce36 authored by Remington Brasga's avatar Remington Brasga Committed by Alex Deucher

drm/amdgpu/uvd4: fix mask and shift definitions

A few define's are listed twice with different, incorrect values.
This fix sets them appropriately.
Signed-off-by: default avatarRemington Brasga <rbrasga@uci.edu>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 7b3a4e1d
...@@ -340,8 +340,6 @@ ...@@ -340,8 +340,6 @@
#define UVD_LMI_CTRL__REQ_MODE_MASK 0x00000200L #define UVD_LMI_CTRL__REQ_MODE_MASK 0x00000200L
#define UVD_LMI_CTRL__REQ_MODE__SHIFT 0x00000009 #define UVD_LMI_CTRL__REQ_MODE__SHIFT 0x00000009
#define UVD_LMI_CTRL__RFU_MASK 0xf8000000L #define UVD_LMI_CTRL__RFU_MASK 0xf8000000L
#define UVD_LMI_CTRL__RFU_MASK 0xfc000000L
#define UVD_LMI_CTRL__RFU__SHIFT 0x0000001a
#define UVD_LMI_CTRL__RFU__SHIFT 0x0000001b #define UVD_LMI_CTRL__RFU__SHIFT 0x0000001b
#define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK 0x00200000L #define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK 0x00200000L
#define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN__SHIFT 0x00000015 #define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN__SHIFT 0x00000015
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment