Commit 3a9f6bb2 authored by Evan Quan's avatar Evan Quan Committed by Alex Deucher

drm/amd/pm: correct the BootLinkLevel setup

Set the BootLinkLevel as the max level.
Signed-off-by: default avatarEvan Quan <evan.quan@amd.com>
Acked-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent a193d977
...@@ -2023,7 +2023,7 @@ static int polaris10_init_smc_table(struct pp_hwmgr *hwmgr) ...@@ -2023,7 +2023,7 @@ static int polaris10_init_smc_table(struct pp_hwmgr *hwmgr)
table->VoltageResponseTime = 0; table->VoltageResponseTime = 0;
table->PhaseResponseTime = 0; table->PhaseResponseTime = 0;
table->MemoryThermThrottleEnable = 1; table->MemoryThermThrottleEnable = 1;
table->PCIeBootLinkLevel = 0; table->PCIeBootLinkLevel = hw_data->dpm_table.pcie_speed_table.count;
table->PCIeGenInterval = 1; table->PCIeGenInterval = 1;
table->VRConfig = 0; table->VRConfig = 0;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment