Commit 3b1f6c5e authored by Hsin-Yi Wang's avatar Hsin-Yi Wang Committed by Matthias Brugger

arm64: dts: mt8173: fix vcodec-enc clock

Fix the assigned-clock-parents to higher frequency clock to avoid h264
encode timeout:

[  134.763465] mtk_vpu 10020000.vpu: vpu ipi 4 ack time out !
[  134.769008] [MTK_VCODEC][ERROR][18]: vpu_enc_send_msg() vpu_ipi_send msg_id c002 len 32 fail -5
[  134.777707] [MTK_VCODEC][ERROR][18]: vpu_enc_encode() AP_IPIMSG_ENC_ENCODE 0 fail

venc_sel is the clock used by h264 encoder, and venclt_sel is the clock
used by vp8 encoder. Assign venc_sel to vcodecpll_ck and venclt_sel to
vcodecpll_370p5.

    vcodecpll                         1482000000
       vcodecpll_ck                    494000000
          venc_sel                     494000000
...
       vcodecpll_370p5                 370500000
          venclt_sel                   370500000

Fixes: fbbad028 ("arm64: dts: Using standard CCF interface to set vcodec clk")
Signed-off-by: default avatarHsin-Yi Wang <hsinyi@chromium.org>
Link: https://lore.kernel.org/r/20200504124442.208004-1-hsinyi@chromium.orgSigned-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent 2ef96a5b
...@@ -1402,8 +1402,8 @@ vcodec_enc: vcodec@18002000 { ...@@ -1402,8 +1402,8 @@ vcodec_enc: vcodec@18002000 {
"venc_lt_sel"; "venc_lt_sel";
assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>, assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>,
<&topckgen CLK_TOP_VENC_LT_SEL>; <&topckgen CLK_TOP_VENC_LT_SEL>;
assigned-clock-parents = <&topckgen CLK_TOP_VENCPLL_D2>, assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>,
<&topckgen CLK_TOP_UNIVPLL1_D2>; <&topckgen CLK_TOP_VCODECPLL_370P5>;
}; };
jpegdec: jpegdec@18004000 { jpegdec: jpegdec@18004000 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment