Commit 4cb19bd7 authored by Konrad Dybcio's avatar Konrad Dybcio Committed by Bjorn Andersson

arm64: dts: qcom: sm8250: Mark SMMUs as DMA coherent

The SMMUs on SM8250 are cache-coherent. Mark them as such.

Fixes: a89441fc ("arm64: dts: qcom: sm8250: add apps_smmu node")
Fixes: 04a3605b ("arm64: dts: qcom: add sm8250 GPU nodes")
Signed-off-by: default avatarKonrad Dybcio <konrad.dybcio@linaro.org>
Link: https://lore.kernel.org/r/20230704-topic-8250_pcie_dmac-v1-2-799603a980b0@linaro.orgSigned-off-by: default avatarBjorn Andersson <andersson@kernel.org>
parent 339d38a4
......@@ -2729,6 +2729,7 @@ adreno_smmu: iommu@3da0000 {
clock-names = "ahb", "bus", "iface";
power-domains = <&gpucc GPU_CX_GDSC>;
dma-coherent;
};
slpi: remoteproc@5c00000 {
......@@ -5399,6 +5400,7 @@ apps_smmu: iommu@15000000 {
<GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 697 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>;
dma-coherent;
};
adsp: remoteproc@17300000 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment