Commit a528b4bf authored by Geert Uytterhoeven's avatar Geert Uytterhoeven Committed by Simon Horman

arm64: dts: r8a7795: Add missing properties to CA57 L2 cache node

Add the missing "cache-unified" and "cache-level" properties to the
Cortex-A57 cache-controller node.
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Acked-by: default avatarDirk Behme <dirk.behme@de.bosch.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 52b541ab
......@@ -68,6 +68,8 @@ a57_3: cpu@3 {
L2_CA57: cache-controller@0 {
compatible = "cache";
cache-unified;
cache-level = <2>;
};
extal_clk: extal {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment