Commit a8f6ba28 authored by Arnd Bergmann's avatar Arnd Bergmann

Merge tag 'qcom-arm64-for-5.13-2' of...

Merge tag 'qcom-arm64-for-5.13-2' of git://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux into arm/dt

More Qualcomm ARM64 DT updates for 5.13

This adds RPMh regulators, coresight, AOSS qmp, ipcc, llcc for the
SC7280. It adds interconnect, PRNG and thermal pieces to SM8350. It
specifies the now required clocks for the SDM845 gcc, corrects the
firmware-name for adsp and cdsp on the db845c and defines DSI and panel
bits for Xiaomi Pocophone F1.

SM8150 gains iommu settings and the remaining I2C controllers and SM8250
gains Venus and the QMP PHY is updated to include the DP portion.

It adds the MSM8998 based OnePlus 5/5T device and enables sound support
on the Trogdor device family.

Lastly it adds the GIC hypervisor registers & interrupt for when Linux
is booted in EL2 on MSM8916.

* tag 'qcom-arm64-for-5.13-2' of git://git.kernel.org/pub/scm/linux/kernel/git/qcom/linux: (25 commits)
  arm64: dts: qcom: update usb qmp phy clock-cells property
  arm64: dts: qcom: msm8916: Add GICv2 hypervisor registers/interrupt
  arm64: dts: sdm845-db845c: make firmware filenames follow linux-firmware
  arm64: dts: qcom: sdm845-xiaomi-beryllium: Add DSI and panel bits
  arm64: dts: qcom: sc7280: Add Coresight support
  arm64: dts: qcom: sc7280: Add AOSS QMP node
  arm64: dts: qcom: sc7280: Add IPCC for SC7280 SoC
  arm64: dts: qcom: sc7280: Add device tree node for LLCC
  arm64: dts: qcom: Add support for OnePlus 5/5T
  arm64: dts: qcom: msm8998: Disable MSS remoteproc by default
  arm64: dts: qcom: Move rmtfs memory region
  arm64: dts: qcom: Add sound node for sc7180-trogdor-coachz
  arm64: dts: qcom: sc7180-trogdor: Add lpass dai link for I2S driver
  arm64: dts: qcom: use dp_phy to provide clocks to dispcc
  arm64: dts: qcom: sm8250: switch usb1 qmp phy to USB3+DP mode
  arm64: dts: qcom: sm8250: Add venus DT node
  arm64: dts: qcom: sm8250: Add videocc DT node
  arm64: dts: qcom: sm8350: Add interconnects
  arm64: dts: qcom: sm8350: Add support for PRNG EE
  arm64: dts: qcom: sc7280: Add RPMh regulators for sc7280-idp
  ...

Link: https://lore.kernel.org/r/20210409163949.776530-1-bjorn.andersson@linaro.orgSigned-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parents e8adf27e 7178d4cc
......@@ -27,6 +27,8 @@ dtb-$(CONFIG_ARCH_QCOM) += msm8998-asus-novago-tp370ql.dtb
dtb-$(CONFIG_ARCH_QCOM) += msm8998-hp-envy-x2.dtb
dtb-$(CONFIG_ARCH_QCOM) += msm8998-lenovo-miix-630.dtb
dtb-$(CONFIG_ARCH_QCOM) += msm8998-mtp.dtb
dtb-$(CONFIG_ARCH_QCOM) += msm8998-oneplus-cheeseburger.dtb
dtb-$(CONFIG_ARCH_QCOM) += msm8998-oneplus-dumpling.dtb
dtb-$(CONFIG_ARCH_QCOM) += qcs404-evb-1000.dtb
dtb-$(CONFIG_ARCH_QCOM) += qcs404-evb-4000.dtb
dtb-$(CONFIG_ARCH_QCOM) += qrb5165-rb5.dtb
......
......@@ -1766,7 +1766,9 @@ intc: interrupt-controller@b000000 {
compatible = "qcom,msm-qgic2";
interrupt-controller;
#interrupt-cells = <3>;
reg = <0x0b000000 0x1000>, <0x0b002000 0x1000>;
reg = <0x0b000000 0x1000>, <0x0b002000 0x2000>,
<0x0b001000 0x1000>, <0x0b004000 0x2000>;
interrupts = <GIC_PPI 0 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
};
apcs: mailbox@b011000 {
......
......@@ -281,6 +281,10 @@ vreg_lvs2a_1p8: lvs2 {
};
};
&remoteproc_mss {
status = "okay";
};
&tlmm {
gpio-reserved-ranges = <0 4>, <81 4>;
......
......@@ -328,6 +328,10 @@ &remoteproc_adsp {
status = "okay";
};
&remoteproc_mss {
status = "okay";
};
&remoteproc_slpi {
status = "okay";
};
......
// SPDX-License-Identifier: BSD-3-Clause
/*
* OnePlus 5 (cheeseburger) device tree
*
* Copyright (c) 2021, Jami Kettunen <jamipkettunen@gmail.com>
*/
#include <dt-bindings/leds/common.h>
#include "msm8998-oneplus-common.dtsi"
/ {
model = "OnePlus 5";
compatible = "oneplus,cheeseburger", "qcom,msm8998";
/* Required for bootloader to select correct board */
qcom,board-id = <8 0 16859 23>;
/* Capacitive keypad button backlight */
leds {
compatible = "gpio-leds";
pinctrl-names = "default";
pinctrl-0 = <&button_backlight_default>;
button-backlight {
gpios = <&pmi8998_gpio 5 GPIO_ACTIVE_HIGH>;
color = <LED_COLOR_ID_WHITE>;
function = LED_FUNCTION_KBD_BACKLIGHT;
default-state = "off";
};
};
};
&pmi8998_gpio {
button_backlight_default: button-backlight-default {
pinconf {
pins = "gpio5";
function = "normal";
bias-pull-down;
qcom,drive-strength = <PMIC_GPIO_STRENGTH_NO>;
};
};
};
This diff is collapsed.
// SPDX-License-Identifier: BSD-3-Clause
/*
* OnePlus 5T (dumpling) device tree
*
* Copyright (c) 2021, Jami Kettunen <jamipkettunen@gmail.com>
*/
#include "msm8998-oneplus-common.dtsi"
/ {
model = "OnePlus 5T";
compatible = "oneplus,dumpling", "qcom,msm8998";
/* Required for bootloader to select correct board */
qcom,board-id = <8 0 17801 43>;
};
/* Update the screen height values from 1920 to 2160 on the 5T */
&framebuffer0 {
height = <2160>;
};
/* Adjust digitizer area height to match the 5T's taller panel */
&rmi4_f12 {
touchscreen-y-mm = <137>;
};
......@@ -1398,6 +1398,8 @@ remoteproc_mss: remoteproc@4080000 {
<&rpmpd MSM8998_VDDMX>;
power-domain-names = "cx", "mx";
status = "disabled";
mba {
memory-region = <&mba_mem>;
};
......
......@@ -89,6 +89,16 @@ &sn65dsi86_out {
data-lanes = <0 1 2 3>;
};
&sound {
compatible = "google,sc7180-coachz";
model = "sc7180-adau7002-max98357a";
audio-routing = "PDM_DAT", "DMIC";
};
&sound_multimedia0_codec {
sound-dai = <&adau7002>;
};
/* PINCTRL - modifications to sc7180-trogdor.dtsi */
&en_pp3300_dx_edp {
......
......@@ -9,6 +9,7 @@
#include <dt-bindings/input/gpio-keys.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/regulator/qcom,rpmh-regulator.h>
#include <dt-bindings/sound/sc7180-lpass.h>
/* PMICs depend on spmi_bus label and so must come after SoC */
#include "pm6150.dtsi"
......@@ -48,7 +49,7 @@ charger-crit {
/* Increase the size from 2MB to 8MB */
&rmtfs_mem {
reg = <0x0 0x84400000 0x0 0x800000>;
reg = <0x0 0x94600000 0x0 0x800000>;
};
/ {
......@@ -283,6 +284,42 @@ keyboard_backlight: keyboard-backlight {
max-brightness = <1023>;
};
};
sound: sound {
compatible = "google,sc7180-trogdor";
model = "sc7180-rt5682-max98357a-1mic";
audio-routing =
"Headphone Jack", "HPOL",
"Headphone Jack", "HPOR";
#address-cells = <1>;
#size-cells = <0>;
dai-link@0 {
link-name = "MultiMedia0";
reg = <MI2S_PRIMARY>;
cpu {
sound-dai = <&lpass_cpu MI2S_PRIMARY>;
};
sound_multimedia0_codec: codec {
sound-dai = <&alc5682 0 /* aif1 */>;
};
};
dai-link@1 {
link-name = "MultiMedia1";
reg = <MI2S_SECONDARY>;
cpu {
sound-dai = <&lpass_cpu MI2S_SECONDARY>;
};
sound_multimedia1_codec: codec {
sound-dai = <&max98357a>;
};
};
};
};
&qfprom {
......@@ -720,6 +757,27 @@ &ipa {
modem-init;
};
&lpass_cpu {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&sec_mi2s_active>, <&pri_mi2s_active>, <&pri_mi2s_mclk_active>;
#address-cells = <1>;
#size-cells = <0>;
mi2s@0 {
reg = <MI2S_PRIMARY>;
qcom,playback-sd-lines = <1>;
qcom,capture-sd-lines = <0>;
};
mi2s@1 {
reg = <MI2S_SECONDARY>;
qcom,playback-sd-lines = <0>;
};
};
&mdp {
status = "okay";
};
......
......@@ -110,9 +110,9 @@ tz_mem: memory@80b00000 {
no-map;
};
rmtfs_mem: memory@84400000 {
rmtfs_mem: memory@94600000 {
compatible = "qcom,rmtfs-mem";
reg = <0x0 0x84400000 0x0 0x200000>;
reg = <0x0 0x94600000 0x0 0x200000>;
no-map;
qcom,client-id = <1>;
......
......@@ -22,6 +22,218 @@ chosen {
};
};
&apps_rsc {
pm7325-regulators {
compatible = "qcom,pm7325-rpmh-regulators";
qcom,pmic-id = "b";
vreg_s1b_1p8: smps1 {
regulator-min-microvolt = <1856000>;
regulator-max-microvolt = <2040000>;
};
vreg_s7b_0p9: smps7 {
regulator-min-microvolt = <535000>;
regulator-max-microvolt = <1120000>;
};
vreg_s8b_1p2: smps8 {
regulator-min-microvolt = <1256000>;
regulator-max-microvolt = <1500000>;
};
vreg_l1b_0p8: ldo1 {
regulator-min-microvolt = <825000>;
regulator-max-microvolt = <925000>;
};
vreg_l2b_3p0: ldo2 {
regulator-min-microvolt = <2700000>;
regulator-max-microvolt = <3544000>;
};
vreg_l6b_1p2: ldo6 {
regulator-min-microvolt = <1140000>;
regulator-max-microvolt = <1260000>;
};
vreg_l7b_2p9: ldo7 {
regulator-min-microvolt = <2960000>;
regulator-max-microvolt = <2960000>;
};
vreg_l8b_0p9: ldo8 {
regulator-min-microvolt = <870000>;
regulator-max-microvolt = <970000>;
};
vreg_l9b_1p2: ldo9 {
regulator-min-microvolt = <1080000>;
regulator-max-microvolt = <1304000>;
};
vreg_l11b_1p7: ldo11 {
regulator-min-microvolt = <1504000>;
regulator-max-microvolt = <2000000>;
};
vreg_l12b_0p8: ldo12 {
regulator-min-microvolt = <751000>;
regulator-max-microvolt = <824000>;
};
vreg_l13b_0p8: ldo13 {
regulator-min-microvolt = <530000>;
regulator-max-microvolt = <824000>;
};
vreg_l14b_1p2: ldo14 {
regulator-min-microvolt = <1080000>;
regulator-max-microvolt = <1304000>;
};
vreg_l15b_0p8: ldo15 {
regulator-min-microvolt = <765000>;
regulator-max-microvolt = <1020000>;
};
vreg_l16b_1p2: ldo16 {
regulator-min-microvolt = <1100000>;
regulator-max-microvolt = <1300000>;
};
vreg_l17b_1p8: ldo17 {
regulator-min-microvolt = <1700000>;
regulator-max-microvolt = <1900000>;
};
vreg_l18b_1p8: ldo18 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <2000000>;
};
vreg_l19b_1p8: ldo19 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <1800000>;
};
};
pm8350c-regulators {
compatible = "qcom,pm8350c-rpmh-regulators";
qcom,pmic-id = "c";
vreg_s1c_2p2: smps1 {
regulator-min-microvolt = <2190000>;
regulator-max-microvolt = <2210000>;
};
vreg_s9c_1p0: smps9 {
regulator-min-microvolt = <1010000>;
regulator-max-microvolt = <1170000>;
};
vreg_l1c_1p8: ldo1 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <1980000>;
};
vreg_l2c_1p8: ldo2 {
regulator-min-microvolt = <1620000>;
regulator-max-microvolt = <1980000>;
};
vreg_l3c_3p0: ldo3 {
regulator-min-microvolt = <2800000>;
regulator-max-microvolt = <3540000>;
};
vreg_l4c_1p8: ldo4 {
regulator-min-microvolt = <1620000>;
regulator-max-microvolt = <3300000>;
};
vreg_l5c_1p8: ldo5 {
regulator-min-microvolt = <1620000>;
regulator-max-microvolt = <3300000>;
};
vreg_l6c_2p9: ldo6 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <2950000>;
};
vreg_l7c_3p0: ldo7 {
regulator-min-microvolt = <3000000>;
regulator-max-microvolt = <3544000>;
};
vreg_l8c_1p8: ldo8 {
regulator-min-microvolt = <1620000>;
regulator-max-microvolt = <2000000>;
};
vreg_l9c_2p9: ldo9 {
regulator-min-microvolt = <2960000>;
regulator-max-microvolt = <2960000>;
};
vreg_l10c_0p8: ldo10 {
regulator-min-microvolt = <720000>;
regulator-max-microvolt = <1050000>;
};
vreg_l11c_2p8: ldo11 {
regulator-min-microvolt = <2800000>;
regulator-max-microvolt = <3544000>;
};
vreg_l12c_1p8: ldo12 {
regulator-min-microvolt = <1650000>;
regulator-max-microvolt = <2000000>;
};
vreg_l13c_3p0: ldo13 {
regulator-min-microvolt = <2700000>;
regulator-max-microvolt = <3544000>;
};
vreg_bob: bob {
regulator-min-microvolt = <3008000>;
regulator-max-microvolt = <3960000>;
};
};
pmr735a-regulators {
compatible = "qcom,pmr735a-rpmh-regulators";
qcom,pmic-id = "e";
vreg_l2e_1p2: ldo2 {
regulator-min-microvolt = <1200000>;
regulator-max-microvolt = <1200000>;
};
vreg_l3e_0p9: ldo3 {
regulator-min-microvolt = <912000>;
regulator-max-microvolt = <1020000>;
};
vreg_l4e_1p7: ldo4 {
regulator-min-microvolt = <1776000>;
regulator-max-microvolt = <1890000>;
};
vreg_l5e_0p8: ldo5 {
regulator-min-microvolt = <800000>;
regulator-max-microvolt = <800000>;
};
vreg_l6e_0p8: ldo6 {
regulator-min-microvolt = <480000>;
regulator-max-microvolt = <904000>;
};
};
};
&qupv3_id_0 {
status = "okay";
};
......
This diff is collapsed.
......@@ -244,7 +244,7 @@ vph_pwr: vph-pwr-regulator {
&adsp_pas {
status = "okay";
firmware-name = "qcom/sdm845/adsp.mdt";
firmware-name = "qcom/sdm845/adsp.mbn";
};
&apps_rsc {
......@@ -390,7 +390,7 @@ vreg_bob: bob {
&cdsp_pas {
status = "okay";
firmware-name = "qcom/sdm845/cdsp.mdt";
firmware-name = "qcom/sdm845/cdsp.mbn";
};
&dsi0 {
......
......@@ -157,6 +157,14 @@ vreg_l13a_2p95: ldo13 {
regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
};
vreg_l14a_1p8: ldo14 {
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <1800000>;
regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
regulator-boot-on;
regulator-always-on;
};
vreg_l17a_1p3: ldo17 {
regulator-min-microvolt = <1304000>;
regulator-max-microvolt = <1304000>;
......@@ -191,6 +199,7 @@ vreg_l26a_1p2: ldo26 {
regulator-min-microvolt = <1200000>;
regulator-max-microvolt = <1200000>;
regulator-initial-mode = <RPMH_REGULATOR_MODE_HPM>;
regulator-boot-on;
};
};
};
......@@ -200,6 +209,43 @@ &cdsp_pas {
firmware-name = "qcom/sdm845/cdsp.mdt";
};
&dsi0 {
status = "okay";
vdda-supply = <&vreg_l26a_1p2>;
#address-cells = <1>;
#size-cells = <0>;
panel@0 {
compatible = "tianma,fhd-video";
reg = <0>;
vddi0-supply = <&vreg_l14a_1p8>;
vddpos-supply = <&lab>;
vddneg-supply = <&ibb>;
#address-cells = <1>;
#size-cells = <0>;
reset-gpios = <&tlmm 6 GPIO_ACTIVE_LOW>;
port {
tianma_nt36672a_in_0: endpoint {
remote-endpoint = <&dsi0_out>;
};
};
};
};
&dsi0_out {
remote-endpoint = <&tianma_nt36672a_in_0>;
data-lanes = <0 1 2 3>;
};
&dsi0_phy {
status = "okay";
vdds-supply = <&vreg_l1a_0p875>;
};
&gcc {
protected-clocks = <GCC_QSPI_CORE_CLK>,
<GCC_QSPI_CORE_CLK_SRC>,
......@@ -215,6 +261,31 @@ zap-shader {
};
};
&ibb {
regulator-min-microvolt = <4600000>;
regulator-max-microvolt = <6000000>;
regulator-over-current-protection;
regulator-pull-down;
regulator-soft-start;
qcom,discharge-resistor-kohms = <300>;
};
&lab {
regulator-min-microvolt = <4600000>;
regulator-max-microvolt = <6000000>;
regulator-over-current-protection;
regulator-pull-down;
regulator-soft-start;
};
&mdss {
status = "okay";
};
&mdss_mdp {
status = "okay";
};
&mss_pil {
status = "okay";
firmware-name = "qcom/sdm845/mba.mbn", "qcom/sdm845/modem.mdt";
......
......@@ -1061,6 +1061,16 @@ soc: soc@0 {
gcc: clock-controller@100000 {
compatible = "qcom,gcc-sdm845";
reg = <0 0x00100000 0 0x1f0000>;
clocks = <&rpmhcc RPMH_CXO_CLK>,
<&rpmhcc RPMH_CXO_CLK_A>,
<&sleep_clk>,
<&pcie0_lane>,
<&pcie1_lane>;
clock-names = "bi_tcxo",
"bi_tcxo_ao",
"sleep_clk",
"pcie_0_pipe_clk",
"pcie_1_pipe_clk";
#clock-cells = <1>;
#reset-cells = <1>;
#power-domain-cells = <1>;
......@@ -2062,6 +2072,7 @@ pcie0_lane: lanes@1c06200 {
clocks = <&gcc GCC_PCIE_0_PIPE_CLK>;
clock-names = "pipe0";
#clock-cells = <0>;
#phy-cells = <0>;
clock-output-names = "pcie_0_pipe_clk";
};
......@@ -2170,6 +2181,7 @@ pcie1_lane: lanes@1c06200 {
clocks = <&gcc GCC_PCIE_1_PIPE_CLK>;
clock-names = "pipe0";
#clock-cells = <0>;
#phy-cells = <0>;
clock-output-names = "pcie_1_pipe_clk";
};
......@@ -3673,7 +3685,6 @@ usb_1_qmpphy: phy@88e9000 {
<0 0x088e8000 0 0x10>;
reg-names = "reg-base", "dp_com";
status = "disabled";
#clock-cells = <1>;
#address-cells = <2>;
#size-cells = <2>;
ranges;
......@@ -3695,6 +3706,7 @@ usb_1_ssphy: lanes@88e9200 {
<0 0x088e9600 0 0x128>,
<0 0x088e9800 0 0x200>,
<0 0x088e9a00 0 0x100>;
#clock-cells = <0>;
#phy-cells = <0>;
clocks = <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>;
clock-names = "pipe0";
......@@ -3706,7 +3718,6 @@ usb_2_qmpphy: phy@88eb000 {
compatible = "qcom,sdm845-qmp-usb3-uni-phy";
reg = <0 0x088eb000 0 0x18c>;
status = "disabled";
#clock-cells = <1>;
#address-cells = <2>;
#size-cells = <2>;
ranges;
......@@ -3726,6 +3737,7 @@ usb_2_ssphy: lane@88eb200 {
<0 0x088eb400 0 0x1fc>,
<0 0x088eb800 0 0x218>,
<0 0x088eb600 0 0x70>;
#clock-cells = <0>;
#phy-cells = <0>;
clocks = <&gcc GCC_USB3_SEC_PHY_PIPE_CLK>;
clock-names = "pipe0";
......
This diff is collapsed.
......@@ -17,6 +17,7 @@
#include <dt-bindings/soc/qcom,rpmh-rsc.h>
#include <dt-bindings/sound/qcom,q6afe.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/clock/qcom,videocc-sm8250.h>
/ {
interrupt-parent = <&intc>;
......@@ -2057,12 +2058,11 @@ usb_2_hsphy: phy@88e4000 {
};
usb_1_qmpphy: phy@88e9000 {
compatible = "qcom,sm8250-qmp-usb3-phy";
compatible = "qcom,sm8250-qmp-usb3-dp-phy";
reg = <0 0x088e9000 0 0x200>,
<0 0x088e8000 0 0x20>;
reg-names = "reg-base", "dp_com";
<0 0x088e8000 0 0x40>,
<0 0x088ea000 0 0x200>;
status = "disabled";
#clock-cells = <1>;
#address-cells = <2>;
#size-cells = <2>;
ranges;
......@@ -2076,25 +2076,39 @@ usb_1_qmpphy: phy@88e9000 {
<&gcc GCC_USB3_PHY_PRIM_BCR>;
reset-names = "phy", "common";
usb_1_ssphy: lanes@88e9200 {
usb_1_ssphy: usb3-phy@88e9200 {
reg = <0 0x088e9200 0 0x200>,
<0 0x088e9400 0 0x200>,
<0 0x088e9c00 0 0x400>,
<0 0x088e9600 0 0x200>,
<0 0x088e9800 0 0x200>,
<0 0x088e9a00 0 0x100>;
#clock-cells = <0>;
#phy-cells = <0>;
clocks = <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>;
clock-names = "pipe0";
clock-output-names = "usb3_phy_pipe_clk_src";
};
dp_phy: dp-phy@88ea200 {
reg = <0 0x088ea200 0 0x200>,
<0 0x088ea400 0 0x200>,
<0 0x088eac00 0 0x400>,
<0 0x088ea600 0 0x200>,
<0 0x088ea800 0 0x200>,
<0 0x088eaa00 0 0x100>;
#phy-cells = <0>;
#clock-cells = <1>;
clocks = <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>;
clock-names = "pipe0";
clock-output-names = "usb3_phy_pipe_clk_src";
};
};
usb_2_qmpphy: phy@88eb000 {
compatible = "qcom,sm8250-qmp-usb3-uni-phy";
reg = <0 0x088eb000 0 0x200>;
status = "disabled";
#clock-cells = <1>;
#address-cells = <2>;
#size-cells = <2>;
ranges;
......@@ -2113,6 +2127,7 @@ usb_2_ssphy: lane@88eb200 {
reg = <0 0x088eb200 0 0x200>,
<0 0x088eb400 0 0x200>,
<0 0x088eb800 0 0x800>;
#clock-cells = <0>;
#phy-cells = <0>;
clocks = <&gcc GCC_USB3_SEC_PHY_PIPE_CLK>;
clock-names = "pipe0";
......@@ -2282,15 +2297,86 @@ usb_2_dwc3: dwc3@a800000 {
};
};
venus: video-codec@aa00000 {
compatible = "qcom,sm8250-venus";
reg = <0 0x0aa00000 0 0x100000>;
interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
power-domains = <&videocc MVS0C_GDSC>,
<&videocc MVS0_GDSC>,
<&rpmhpd SM8250_MX>;
power-domain-names = "venus", "vcodec0", "mx";
operating-points-v2 = <&venus_opp_table>;
clocks = <&gcc GCC_VIDEO_AXI0_CLK>,
<&videocc VIDEO_CC_MVS0C_CLK>,
<&videocc VIDEO_CC_MVS0_CLK>;
clock-names = "iface", "core", "vcodec0_core";
interconnects = <&gem_noc MASTER_AMPSS_M0 &config_noc SLAVE_VENUS_CFG>,
<&mmss_noc MASTER_VIDEO_P0 &mc_virt SLAVE_EBI_CH0>;
interconnect-names = "cpu-cfg", "video-mem";
iommus = <&apps_smmu 0x2100 0x0400>;
memory-region = <&video_mem>;
resets = <&gcc GCC_VIDEO_AXI0_CLK_ARES>,
<&videocc VIDEO_CC_MVS0C_CLK_ARES>;
reset-names = "bus", "core";
video-decoder {
compatible = "venus-decoder";
};
video-encoder {
compatible = "venus-encoder";
};
venus_opp_table: venus-opp-table {
compatible = "operating-points-v2";
opp-720000000 {
opp-hz = /bits/ 64 <720000000>;
required-opps = <&rpmhpd_opp_low_svs>;
};
opp-1014000000 {
opp-hz = /bits/ 64 <1014000000>;
required-opps = <&rpmhpd_opp_svs>;
};
opp-1098000000 {
opp-hz = /bits/ 64 <1098000000>;
required-opps = <&rpmhpd_opp_svs_l1>;
};
opp-1332000000 {
opp-hz = /bits/ 64 <1332000000>;
required-opps = <&rpmhpd_opp_nom>;
};
};
};
videocc: clock-controller@abf0000 {
compatible = "qcom,sm8250-videocc";
reg = <0 0x0abf0000 0 0x10000>;
clocks = <&gcc GCC_VIDEO_AHB_CLK>,
<&rpmhcc RPMH_CXO_CLK>,
<&rpmhcc RPMH_CXO_CLK_A>;
mmcx-supply = <&mmcx_reg>;
clock-names = "iface", "bi_tcxo", "bi_tcxo_ao";
#clock-cells = <1>;
#reset-cells = <1>;
#power-domain-cells = <1>;
};
mdss: mdss@ae00000 {
compatible = "qcom,sdm845-mdss";
reg = <0 0x0ae00000 0 0x1000>;
reg-names = "mdss";
interconnects = <&gem_noc MASTER_AMPSS_M0 &config_noc SLAVE_DISPLAY_CFG>,
<&mmss_noc MASTER_MDP_PORT0 &mc_virt SLAVE_EBI_CH0>,
interconnects = <&mmss_noc MASTER_MDP_PORT0 &mc_virt SLAVE_EBI_CH0>,
<&mmss_noc MASTER_MDP_PORT1 &mc_virt SLAVE_EBI_CH0>;
interconnect-names = "notused", "mdp0-mem", "mdp1-mem";
interconnect-names = "mdp0-mem", "mdp1-mem";
power-domains = <&dispcc MDSS_GDSC>;
......@@ -2540,36 +2626,22 @@ opp-358000000 {
dispcc: clock-controller@af00000 {
compatible = "qcom,sm8250-dispcc";
reg = <0 0x0af00000 0 0x20000>;
reg = <0 0x0af00000 0 0x10000>;
mmcx-supply = <&mmcx_reg>;
clocks = <&rpmhcc RPMH_CXO_CLK>,
<&dsi0_phy 0>,
<&dsi0_phy 1>,
<&dsi1_phy 0>,
<&dsi1_phy 1>,
<0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<0>,
<&sleep_clk>;
<&dp_phy 0>,
<&dp_phy 1>;
clock-names = "bi_tcxo",
"dsi0_phy_pll_out_byteclk",
"dsi0_phy_pll_out_dsiclk",
"dsi1_phy_pll_out_byteclk",
"dsi1_phy_pll_out_dsiclk",
"dp_link_clk_divsel_ten",
"dp_vco_divided_clk_src_mux",
"dptx1_phy_pll_link_clk",
"dptx1_phy_pll_vco_div_clk",
"dptx2_phy_pll_link_clk",
"dptx2_phy_pll_vco_div_clk",
"edp_phy_pll_link_clk",
"edp_phy_pll_vco_div_clk",
"sleep_clk";
"dp_phy_pll_link_clk",
"dp_phy_pll_vco_div_clk";
#clock-cells = <1>;
#reset-cells = <1>;
#power-domain-cells = <1>;
......
This diff is collapsed.
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment