Commit d8313125 authored by Neil Armstrong's avatar Neil Armstrong Committed by Bjorn Andersson

arm64: dts: qcom: sm8350: add ports subnodes in usb1 qmpphy node

Add the USB3+DP Combo QMP PHY port subnodes in the SM8350 SoC DTSI
to avoid duplication in the devices DTs.
Signed-off-by: default avatarNeil Armstrong <neil.armstrong@linaro.org>
Signed-off-by: default avatarBjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230503-topic-sm8450-graphics-dp-next-v3-1-6c43d293995f@linaro.org
parent ef026e59
......@@ -2149,6 +2149,32 @@ usb_1_qmpphy: phy@88e9000 {
#phy-cells = <1>;
status = "disabled";
ports {
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
usb_1_qmpphy_out: endpoint {
};
};
port@1 {
reg = <1>;
usb_1_qmpphy_usb_ss_in: endpoint {
};
};
port@2 {
reg = <2>;
usb_1_qmpphy_dp_in: endpoint {
};
};
};
};
usb_2_qmpphy: phy-wrapper@88eb000 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment