PCI: altera: Allow building as module
Altera PCIe Rootport IP is a soft IP and is only available after an FPGA image (whose design contains it) is programmed. Make driver modulable to support use cases when FPGA image is programmed after the kernel has booted, so that the driver can be loaded upon request. Signed-off-by:Ley Foon Tan <ley.foon.tan@intel.com> Signed-off-by:
Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Showing
Please register or sign in to comment