- 24 Nov, 2014 40 commits
-
-
John Crispin authored
This is the small version of MT7620a. Signed-off-by:
John Crispin <blogic@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/8030/Signed-off-by:
Ralf Baechle <ralf@linux-mips.org>
-
John Crispin authored
Add support for the new MT7621/8 SoC and kill ifdefs. Cleanup some whitespace error while we are at it. Signed-off-by:
-
John Crispin authored
Before we had a pinctrl driver we used a custom OF api. This patch converts the soc specific pinmux data to a new set of structs. We also add some new pinmux setings. Signed-off-by:
-
John Crispin authored
This is a regression caused by: commit afb46f79 Author: Rob Herring <robh@kernel.org> Date: Wed Apr 2 19:07:24 2014 -0500 mips: ralink: convert to use unflatten_and_copy_device_tree Make the of init code reuse the cmdline defined inside the dts. Signed-off-by:
-
John Crispin authored
This patch adds a trivial driver that allows userland to extract the bootrom of a SoC via debugfs. Signed-off-by:
-
John Crispin authored
Register the wireless mac clock on rti3883. This is required by the wifi driver. Signed-off-by:
-
John Crispin authored
Register the wireleass mac clock on rt2880. This is required by the wifi driver. Signed-off-by:
-
John Crispin authored
This function was missing causing make allmod to fail. Signed-off-by:
-
John Crispin authored
RT5350 relies on the bootloader setting up the memc correctly. On some boards the setup is incorrect leading to 32 MB being available but only 16 MB being recognized. Allow these boards to manually override the memory range. Signed-off-by:
-
John Crispin authored
These SoCs have a special irq that fires upon an illegal memmory access. Signed-off-by:
-
John Crispin authored
We already have a read and write wrapper. This adds the missing mask wrapper. Signed-off-by:
-
John Crispin authored
Signed-off-by:
-
John Crispin authored
Print the PMU and LDO settings on boot. Signed-off-by:
-
John Crispin authored
Signed-off-by:
Thomas Langer <thomas.langer@lantiq.com> Signed-off-by:
-
John Crispin authored
The code to detect unfused SoCs was broken due to missing register masking. Signed-off-by:
-
John Crispin authored
This is a regression caused by: commit afb46f79 Author: Rob Herring <robh@kernel.org> Date: Wed Apr 2 19:07:24 2014 -0500 mips: ralink: convert to use unflatten_and_copy_device_tree Make the of init code reuse the cmdline defined inside the dts. Signed-off-by:
-
John Crispin authored
The eiu init failed as the irq_domain was not yet available. Signed-off-by:
-
John Crispin authored
The voice and dsl drivers need to know which SoC we are running on. Signed-off-by:
Álvaro Fernández Rojas <noltari@gmail.com> Patchwork: http://patchwork.linux-mips.org/patch/8046/Signed-off-by:
-
John Crispin authored
VR9 needs different firmware files for the various phy/soc revisions. Some boards are ship with older and newer SoC revisions. To be able to boot a single image on all versions we need to define both firmware files inside the devicetree. Signed-off-by:
-
John Crispin authored
A reboot sometimes lead to a none working phy. An explicit reboot fixes the problem. Signed-off-by:
-
John Crispin authored
Add a reset-controller binding for the reset registers found on the lantiq SoC. Signed-off-by:
-
John Crispin authored
The Lantiq SoCs have a 2nd mips core called "voice mips macro core (vmmc)" which is used to run the voice firmware. This driver allows us to register a chunk of memory that the voice driver can later use for the 2nd core. Signed-off-by:
-
Tomeu Vizoso authored
Replacing it with a call to __clk_is_prepared(), which isn't entirely equivalent but in practice shouldn't matter. Signed-off-by:
Tomeu Vizoso <tomeu.vizoso@collabora.com> Reviewed-by:
Stephen Boyd <sboyd@codeaurora.org> Cc: Mike Turquette <mturquette@linaro.org> Cc: Javier Martinez Canillas <javier.martinez@collabora.co.uk> Cc: Manuel Lauss <manuel.lauss@gmail.com> Cc: linux-mips@linux-mips.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/8120/Signed-off-by:
-
Andrew Bresticker authored
Bump up the rating of the GIC timer so that it gets prioritized over the CP0 timer. Signed-off-by:
Andrew Bresticker <abrestic@chromium.org> Cc: Daniel Lezcano <daniel.lezcano@linaro.org> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Jason Cooper <jason@lakedaemon.net> Cc: Paul Burton <paul.burton@imgtec.com> Cc: Qais Yousef <qais.yousef@imgtec.com> Cc: John Crispin <blogic@openwrt.org> Cc: linux-mips@linux-mips.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/8141/Signed-off-by:
-
Andrew Bresticker authored
Use clockevents_config_and_register to setup the clock_event_device based on frequency and min/max ticks instead of doing it ourselves. Signed-off-by:
-
Andrew Bresticker authored
Instead of requiring an explicit call to gic_clockevent_init in the SMP startup path, use CPU notifiers to register and enable the GIC timer on CPU startup. Signed-off-by:
-
Andrew Bresticker authored
Since the GIC timer IRQ is a percpu IRQ, we can use percpu_dev_id to pass the IRQ handler the correct clock_event_device. Signed-off-by:
-
Andrew Bresticker authored
Remove gic_event_handler since it is completely unnecessary. Signed-off-by:
-
Andrew Bresticker authored
There's no reason for gic_frequency to be global any more and it certainly doesn't belong in the GIC irqchip driver, so move it to the GIC clocksource driver. Signed-off-by:
-
Andrew Bresticker authored
There are a number of variables and functions which are unnecessarily global. Mark them static. Signed-off-by:
-
Andrew Bresticker authored
Combine the GIC clocksource driver with the GIC clockevent driver from arch/mips/kernel/cevt-gic.c and remove the clockevent driver's separate Kconfig symbol. Signed-off-by:
-
Andrew Bresticker authored
Move the GIC clocksource driver to drivers/clocksource/mips-gic-timer.c. Signed-off-by:
-
Andrew Bresticker authored
Use the GIC_SH_WEDGE_{SET,CLR} macros provided by mips-gic.h. Signed-off-by: -
Andrew Bresticker authored
There's no reason for the pending and masked interrupt bitmasks to be global. Just declare them on the stack in gic_get_int() since they only consume (256*2)/8 = 64 bytes. Signed-off-by:
-
Andrew Bresticker authored
Sort the #includes and remove those which are unnecessary. Signed-off-by:
-
Andrew Bresticker authored
Remove duplicate #defines and unnecessary #includes, fix parenthesization, and re-order register definitions in ascending order. Signed-off-by:
-
Kevin Cernekee authored
This hardware shows up on the newly-supported BCM3384 cable chip, as well as several old BCM63xx DSL chips. Signed-off-by:
Kevin Cernekee <cernekee@gmail.com> Cc: f.fainelli@gmail.com Cc: mbizon@freebox.fr Cc: jogo@openwrt.org Cc: jfraser@broadcom.com Cc: linux-mips@linux-mips.org Cc: devicetree@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/8172/Signed-off-by:
-
Kevin Cernekee authored
Add myself as a maintainer for the new BCM3384 board support code. Signed-off-by:
-
Kevin Cernekee authored
This supports SMP Linux running on the BCM3384 Zephyr (BMIPS5000) application processor, with fully functional UART and USB 1.1/2.0. Device Tree is used to configure the following items: - All peripherals - Early console base address - SMP or UP mode - MIPS counter frequency - Memory size / regions - DMA offset - Kernel command line The DT-enabled bootloader and build instructions are posted at https://github.com/Broadcom/aeolusSigned-off-by:
-
Kevin Cernekee authored
We have a bunch of platforms using "mti,cpu-interrupt-controller" but the "mti" prefix isn't documented. Fix this. Signed-off-by:
-
