- 01 Dec, 2021 7 commits
-
-
Kshitiz Godara authored
The IDP2 and CRD boards share the EC and H1 parts, so define all related device nodes into a common file and include them in the idp2 and crd dts files to avoid duplication. Signed-off-by:
Kshitiz Godara <kgodara@codeaurora.org> Signed-off-by:
Rajendra Nayak <quic_rjendra@quicinc.com> Reviewed-by:
Matthias Kaehlcke <mka@chromium.org> Signed-off-by:
Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/1638185497-26477-4-git-send-email-quic_rjendra@quicinc.com
-
Rajendra Nayak authored
CRD (Compute Reference Design) is a sc7280 based board, largely derived from the existing IDP board design with some key deltas 1. has EC and H1 over SPI similar to IDP2 2. touchscreen and trackpad support 3. eDP display We just add the barebones dts file here, subsequent patches will add support for EC/H1 and other components. Signed-off-by:
-
Rajendra Nayak authored
Document the qcom,sc7280-crd board based off sc7280 SoC, The board is also known as hoglin in the Chrome OS builds, so document the google,hoglin compatible as well. Signed-off-by:
-
Dang Huynh authored
This property doesn't seem to exist in the documentation nor in source code, but for some reason it is defined in a bunch of device trees. Signed-off-by:
Dang Huynh <danct12@riseup.net> Signed-off-by:
-
Dang Huynh authored
This enables the volume up key. Signed-off-by:
Alexey Minnekhanov <alexeymin@postmarketos.org> Signed-off-by:
-
Stephan Gerhold authored
MSM8916 is similar to the other SoCs that had the RPM stats node added in commit 290bc684 ("arm64: dts: qcom: Enable RPM Sleep stats"). However, the dynamic offset readable at 0x14 seems only available on some of the newer firmware versions. To be absolutely sure, make use of the new qcom,msm8916-rpm-stats compatible that reads the sleep stats from a fixed offset of 0xdba0. Statistics are available for a "vmin" and "xosd" low power mode: $ cat /sys/kernel/debug/qcom_stats/vmin Count: 0 Last Entered At: 0 Last Exited At: 0 Accumulated Duration: 0 Client Votes: 0x0 $ cat /sys/kernel/debug/qcom_stats/xosd Count: 0 Last Entered At: 0 Last Exited At: 0 Accumulated Duration: 0 Client Votes: 0x0 Cc: Maulik Shah <mkshah@codeaurora.org> Signed-off-by:
Stephan Gerhold <stephan@gerhold.net> Signed-off-by:
-
Thara Gopinath authored
Add OPP tables to scale DDR and L3 with CPUs for SM8250 SoCs. Signed-off-by:
Thara Gopinath <thara.gopinath@linaro.org> Reviewed-by:
Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Tested-by:
-
- 20 Nov, 2021 33 commits
-
-
Alexey Min authored
Enable and configure DWC3 and QUSB2 PHY to enable USB functionality on the Redmi Note 7. Signed-off-by:
Alexey Min <alexey.min@gmail.com> Co-developed-by:
Konrad Dybcio <konrad.dybcio@somainline.org> Signed-off-by:
-
Dang Huynh authored
This lets the user sees the framebuffer console. Reviewed-by:
Caleb Connolly <caleb@connolly.tech> Signed-off-by:
-
Dang Huynh authored
This commit enable the SD card slot and internal MMC. Signed-off-by:
-
Dang Huynh authored
This enables the volume down key as well as the power button. Reviewed-by:
-
Dang Huynh authored
Add most of the RPM PM660/PM660L regulators and the fixed ones, defining the common electrical part of this platform. Signed-off-by:
-
Dang Huynh authored
It's not worth duplicating the same node over and over again, so let's keep the common bits in the pm660 DTSI, making only changing the status and keycode necessary. Also, disable RESIN/PWR by default just in case if there are devices that doesn't use them. Reviewed-by:
-
Dang Huynh authored
This makes eMMC/SD device number consistent. Reviewed-by:
Martin Botka <martin.botka@somainline.org> Signed-off-by:
-
Prasad Malisetty authored
Update interrupt-map parent address cells for sc7280 Similar to existing Qcom SoCs. Fixes: 92e0ee9f ("arm64: dts: qcom: sc7280: Add PCIe and PHY related nodes") Signed-off-by:
Prasad Malisetty <pmaliset@codeaurora.org> Reviewed-by:
Stephen Boyd <swboyd@chromium.org> Signed-off-by:
-
Prasad Malisetty authored
Add pcie clock phandle for sc7280 SoC. Signed-off-by:
-
Prasad Malisetty authored
Replace pcie_1_pipe-clk clock name with pcie_1_pipe_clk To match with dt binding. Fixes: ab7772de ("arm64: dts: qcom: SC7280: Add rpmhcc clock controller node") Signed-off-by:
-
yangcong authored
When powering up the ps8640, we need to deassert PD right after we turn on the vdd33 regulator. Unfortunately, the vdd33 regulator takes some time (~4ms) to turn on. Add in the delay for the vdd33 regulator so that when the driver deasserts PD that the regulator has had time to ramp. Signed-off-by:
yangcong <yangcong5@huaqin.corp-partner.google.com> Reviewed-by:
Douglas Anderson <dianders@chromium.org> Signed-off-by:
-
Konrad Dybcio authored
Configure the Last-Level Cache Controller for SM8350. Signed-off-by:
-
Konrad Dybcio authored
Configure ADSP, CDSP, MPSS, SLPI and IPA on SoMC Sagami. Signed-off-by:
-
Konrad Dybcio authored
Based on current driver availability, add either nodes or comments regarding peripherals connected via I2C/SPI. Signed-off-by:
-
Konrad Dybcio authored
Add support for SONY Xperia 1 III (PDX215) and 5 III (PDX214) smartphones. Both are based on the SM8350 Sagami platform and feature some really high-end specs, such as: - 4K (1 III / PRO-I) / 1080p (5 III), 120Hz HDR OLED 10-bit panels - USB-C 3.1 with HDMI in (yes, phone as display!) and DP out - 5G - 8 or 12 gigs of ram, 128/256/512 gigs of storage - A 3.5mm headphone jack, a RGB notification LED and a uSD card slot :) - IP65/68 dust/water resistance - Dual front-firing speakers and a lot of microphones - Crazy complex camera hardware (especially on the PRO-I), which includes 4 cameras, an RGBIR sensor and a 3D iToF The aforementioned PRO-I (PDX217) is not supported in this patch, because even though it shares most of the code with 1 III, nobody really has it (yet?) This only adds basic support for booting to a USB shell with a bootloader-enabled display, support for all the awesome hardware listed above will (hopefully) come (hopefully) soon. In order to get a working boot image, you need to run (e.g. for 1 III): cat arch/arm64/boot/Image.gz arch/arm64/boot/dts/qcom/sm8350-sony-xperia-\ sagami-pdx215.dtb > .Image.gz-dtb mkbootimg \ --kernel .Image.gz-dtb \ --ramdisk some_initrd.img \ --pagesize 4096 \ --base 0x0 \ --kernel_offset 0x8000 \ --ramdisk_offset 0x1000000 \ --tags_offset 0x100 \ --cmdline "SOME_CMDLINE" \ --dtb_offset 0x1f00000 \ --header_version 1 \ --os_version 11 \ --os_patch_level 2021-10 \ # or newer -o boot.img-sony-xperia-pdx215 Then, you need to flash it on the device and get rid of all the vendor_boot/dtbo mess: fastboot flash boot boot.img-sony-xperia-pdx215 fastboot erase vendor_boot fastboot flash dtbo emptydtbo.img fastboot reboot Where emptydtbo.img is a tiny file that consists of 2 bytes (all zeroes), doing a "fastboot erase" won't cut it, the bootloader will go crazy and things will fall apart when it tries to overlay random bytes from an empty partition onto a perfectly good appended DTB. Signed-off-by:
-
Konrad Dybcio authored
Assign the iommus property to allow access to QUP hosts that were not set up by the bootloader. Signed-off-by:
-
Konrad Dybcio authored
Set up I2C&SPI hosts and UARTs connected to WRAP2 and their respective pins. Signed-off-by:
-
Konrad Dybcio authored
Set up I2C&SPI hosts and UARTs connected to WRAP1 and their respective pins. Signed-off-by:
-
Konrad Dybcio authored
Set up I2C&SPI hosts and UARTs connected to WRAP0 and their respective pins. Signed-off-by:
-
Konrad Dybcio authored
Add all the clock names that the GCC driver expects to get via DT, so that the clock handles can be filled as the development progresses. Signed-off-by:
-
Konrad Dybcio authored
Disable PON/RESIN keys by default and keep the RESIN keycode set-per-board, as these settings are not common between devices (one cannot even assume all devices have buttons nowadays..). Signed-off-by:
-
Konrad Dybcio authored
Thermal zone names should not be longer than 20 names, which is indicated by a message at boot. Change "camera-thermal-bottom" to "cam-thermal-bottom" to fix it. Signed-off-by:
-
Konrad Dybcio authored
Using interrupts = <&pdc X Y> makes the interrupt framework interpret this as the &pdc-nth range of the main interrupt controller (GIC). Fix it. Signed-off-by:
-
Konrad Dybcio authored
Arch timer runs at 19.2 MHz. Specify the rate in the timer node. Signed-off-by:
-
Konrad Dybcio authored
The redistributor properties were missing. Add them. Signed-off-by:
-
Konrad Dybcio authored
Add the missing third QUPv3 master node. Signed-off-by:
-
Konrad Dybcio authored
Almost any board that boots and has a way to interact with it (say for the rare cases of just-pstore or let's-rely-on-bootloader-setup) needs to set some GPIOs, so it makes no sense to include gpio.h separately each time. Hence move it to SoC DTSI. Signed-off-by:
-
Shawn Guo authored
QUSB2 PHY requires vdd-supply for digital circuit operation. Add it for platforms that miss it. Signed-off-by:
Shawn Guo <shawn.guo@linaro.org> Acked-by:
Vinod Koul <vkoul@kernel.org> Signed-off-by:
-
Yassine Oudjana authored
This platform actually doesn't have TUSB320, but rather TUSB320L. The TUSB320 compatible string was used due to lack of support for TUSB320L, and it was close enough to detect cable plug-in and direction, but it was limited to upstream facing port mode only. Now that support for TUSB320L is added[1], change node name and compatible to match and allow it to be properly reset and have its mode set to dual-role port. [1] https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?id=ce0320bd3872038569be360870e2d5251b975692Signed-off-by:
Yassine Oudjana <y.oudjana@protonmail.com> Signed-off-by:
-
Yassine Oudjana authored
Add a node and pin states for Cypress StreetFighter touchkey controller. Signed-off-by:
-
Dmitry Baryshkov authored
Device tree for the Sony Xperia tone family of devices specifies S9+S10+S11 SAW regulator as a part of the pmi8994_spmi_regulators device tree node. However PMI8994 does not have these regulators, they are part of the PM8994 device. All other MSM8996-based devices list them in the pm8994_spmi_regulators device tree node. Move them accordingly. Cc: AngeloGioacchino Del Regno <angelogioacchino.delregno@somainline.org> Signed-off-by:
-
Dmitry Baryshkov authored
The qcom_rpm_smd_regulator driver uses vdd_lvs1_2-supply property to specify the supply regulator for LVS1 and LVS2 (following the pin name in the PMIC datasheet). Correct the board's device tree property, so that the regulator supply is setup properly. Cc: Konrad Dybcio <konrad.dybcio@somainline.org> Signed-off-by:
-
Dmitry Baryshkov authored
The qcom_rpm_smd_regulator driver uses vdd_lvs1_2-supply property to specify the supply regulator for LVS1 and LVS2 (following the pin name in the PMIC datasheet). Correct the board's device tree property, so that the regulator supply is setup properly. Signed-off-by:
-
