- 14 Oct, 2020 7 commits
-
-
Huang Rui authored
The driver needn't load smu binary on APU platforms. Signed-off-by:
Huang Rui <ray.huang@amd.com> Reviewed-by:
Kevin Wang <kevin1.wang@amd.com> Reviewed-by:
Madhav Chauhan <madhav.chauhan@amd.com> Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
-
Evan Quan authored
To avoid underflow seen on Polaris10 with some 3440x1440 144Hz displays. As the threshold of 190 us cuts too close to minVBlankTime of 192 us. Signed-off-by:
Evan Quan <evan.quan@amd.com> Acked-by:
-
Mauro Carvalho Chehab authored
As reported by Sphinx: Documentation/gpu/amdgpu.rst:200: WARNING: Inline emphasis start-string without end-string. Signed-off-by:
Mauro Carvalho Chehab <mchehab+huawei@kernel.org> Signed-off-by:
-
Mauro Carvalho Chehab authored
As warned when running "make htmldocs": ./drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h:345: warning: Function parameter or member 'force_timing_sync' not described in 'amdgpu_display_manager' This new struct member was not documented at kernel-doc markup. Fixes: 3d4e52d0 ("drm/amd/display: Add debugfs for forcing stream timing sync") Signed-off-by:
-
Bernard Zhao authored
Functions (disable_all_writeback_pipes_for_stream & dc_enable_stereo & dc_post_update_surfaces_to_stream) always return true, there is no need to keep the return value. This change is to make the code a bit more readable. Signed-off-by:
Bernard Zhao <bernard@vivo.com> Signed-off-by:
-
kernel test robot authored
drivers/gpu/drm/amd/amdgpu/amdgpu_pmu.c:608:2-3: Unneeded semicolon Remove unneeded semicolon. Generated by: scripts/coccinelle/misc/semicolon.cocci Fixes: b4a7db71 ("drm/amdgpu: add per device user friendly xgmi events for vega20") CC: Jonathan Kim <jonathan.kim@amd.com> Signed-off-by:
kernel test robot <lkp@intel.com> Signed-off-by:
-
Alex Deucher authored
GPU reset might get called during init time, before sw_init has been called. Reviewed-by:
-
- 12 Oct, 2020 33 commits
-
-
Roman Li authored
Display Manager support for green_sardine Signed-off-by:
Roman Li <Roman.Li@amd.com> Reviewed-by:
-
Roman Li authored
Display Core support for green_sardine Signed-off-by:
Hersen Wu <hersenxs.wu@amd.com> Reviewed-by:
-
Tao Zhou authored
Add DM block support for dimgrey_cavefish. Signed-off-by:
Tao Zhou <tao.zhou1@amd.com> Reviewed-by:
Jack Gui <Jack.Gui@amd.com> Signed-off-by:
-
Tao Zhou authored
dimgrey_cavefish has no ASD ucode currently, remove its initialization. Signed-off-by:
-
Bhawanpreet Lakha authored
Handle CAVE_DIMGREY_CAVEFISH in amdgpu_dm v2: fix rebase typo (Alex) Signed-off-by:
Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Signed-off-by:
-
Bhawanpreet Lakha authored
- add DCN302 resource, irq service, dmub loader, - handle DC_VERSION_DCN_3_02 - define DCN302 power gating functions - handle DCN302 in GPIO files - define I2C regs - add CONFIG_DRM_AMD_DC_DCN3_02 guard v2: rebase fixes (Alex) Signed-off-by:
Joshua Aberback <joshua.aberback@amd.com> Signed-off-by:
-
Tao Zhou authored
Per PMFW 59.7.0. Signed-off-by:
Jiansong Chen <Jiansong.Chen@amd.com> Signed-off-by:
-
Tao Zhou authored
Remove gpu_info fw support for dimgrey_cavefish, gpu info can be got from ip discovery. Signed-off-by:
-
Tao Zhou authored
Set ih CG flag for dimgrey_cavefish. Signed-off-by:
Hawking Zhang <Hawking.Zhang@amd.com> Signed-off-by:
-
Tao Zhou authored
Set hdp CG and LS flag for dimgrey_cavefish. Signed-off-by:
-
Tao Zhou authored
Add psp and smu block for dimgrey_cavefish with psp firmware load type. Signed-off-by:
-
Tao Zhou authored
Per PMFW 59.5.0. v2: refine subject and commit message, fix typo Signed-off-by:
-
Tao Zhou authored
Update driver if version from 0x5 to 0x6 for dimgrey_cavefish, per PMFW 59.04.0. Signed-off-by:
-
James Zhu authored
Enable jpeg3.0 ip block for dimgrey_cavefish. Signed-off-by:
James Zhu <James.Zhu@amd.com> Reviewed-by:
Leo Liu <leo.liu@amd.com> Signed-off-by:
-
James Zhu authored
Enable vcn3.0 ip block for dimgrey_cavefish. Signed-off-by:
-
Tao Zhou authored
Update driver if version from 0x4 to 0x5 for dimgrey_cavefish, per PMFW 59.02.0. Signed-off-by:
-
Tao Zhou authored
Set athub/mmhub PG flag for dimgrey_cavefish. Signed-off-by:
-
Tao Zhou authored
Set mc CG and LS flag for dimgrey_cavefish. Signed-off-by:
-
Tao Zhou authored
Enable GFX MGCG, CGCG and 3DCG for dimgrey_cavefish. Signed-off-by:
-
Tao Zhou authored
Update driver if version according to PMFW with version 0x003B0100. Signed-off-by:
-
Tao Zhou authored
Same as navy_flounder, the athub ip of dimgrey_cavefish is v2.1. Signed-off-by:
-
Tao Zhou authored
Support both back and front door loading for dimgrey_cavefish. Signed-off-by:
-
James Zhu authored
Enable JPEG3.0 PG and CG for dimgrey_cavefish. Signed-off-by:
Kenneth Feng <kenneth.feng@amd.com> Signed-off-by:
-
James Zhu authored
Enable VCN3.0 PG and CG for dimgrey_cavefish Signed-off-by:
-
Chengming Gui authored
Add KFD support. Signed-off-by:
-
Chengming Gui authored
Add KFD support for dimgrey cavefish. v2: rebase (Alex) Signed-off-by:
-
Tao Zhou authored
Add gc golden setting for dimgrey_cavefish. Signed-off-by:
-
Tao Zhou authored
Same as sienna_cichlid, dimgrey_cavefish supports WAIT_REG_MEM packet. Signed-off-by:
-
Tao Zhou authored
Add check before reroute ih setting, it's not supported by some ASICs. Signed-off-by:
-
Tao Zhou authored
General psp support for dimgrey_cavefish. v2: remove the checks for asd load and reroute ih. Signed-off-by:
-
Tao Zhou authored
Increase fw_name string size so longer chip name can be stored. v2: define macro for the length of psp fw name. Signed-off-by:
-
Tao Zhou authored
Reuse sienna_cichlid pp table for dimgrey_cavefish. v2: update related comment. Signed-off-by:
-
Tao Zhou authored
A longer chip name needs more space. v2: define macro for the length of smu fw name Signed-off-by:
-
