An error occurred fetching the project authors.
  1. 22 Feb, 2012 1 commit
  2. 28 Nov, 2011 1 commit
    • Viresh Kumar's avatar
      dmaengine/dw_dmac: Reconfigure interrupt and chan_cfg register on resume · 61e183f8
      Viresh Kumar authored
      In S2R all DMA registers are reset by hardware and thus they are required to be
      reprogrammed. The channels which aren't reprogrammed are channel configuration
      and interrupt enable registers, which are currently programmed at chan_alloc
      time.
      
      This patch creates another routine to initialize a channel. It will try to
      initialize channel on every dwc_dostart() call. If channel is already
      initialised then it simply returns, otherwise it configures registers.
      
      This routine will also initialize registers on wakeup from S2R, as we mark
      channels as uninitialized on suspend.
      Signed-off-by: default avatarViresh Kumar <viresh.kumar@st.com>
      Signed-off-by: default avatarVinod Koul <vinod.koul@linux.intel.com>
      61e183f8
  3. 27 Oct, 2011 1 commit
  4. 20 Sep, 2011 1 commit
  5. 25 May, 2011 1 commit
  6. 18 May, 2011 1 commit
  7. 13 May, 2011 5 commits
  8. 31 Mar, 2011 1 commit
  9. 06 Mar, 2011 10 commits
  10. 30 Jan, 2011 3 commits
  11. 17 May, 2010 1 commit
  12. 26 Mar, 2010 3 commits
    • Dan Williams's avatar
      dmaengine: provide helper for setting txstate · bca34692
      Dan Williams authored
      Simple conditional struct filler to cut out some duplicated code.
      Signed-off-by: default avatarDan Williams <dan.j.williams@intel.com>
      bca34692
    • Linus Walleij's avatar
      DMAENGINE: generic channel status v2 · 07934481
      Linus Walleij authored
      Convert the device_is_tx_complete() operation on the
      DMA engine to a generic device_tx_status()operation which
      can return three states, DMA_TX_RUNNING, DMA_TX_COMPLETE,
      DMA_TX_PAUSED.
      
      [dan.j.williams@intel.com: update for timberdale]
      Signed-off-by: default avatarLinus Walleij <linus.walleij@stericsson.com>
      Acked-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
      Cc: Maciej Sosnowski <maciej.sosnowski@intel.com>
      Cc: Nicolas Ferre <nicolas.ferre@atmel.com>
      Cc: Pavel Machek <pavel@ucw.cz>
      Cc: Li Yang <leoli@freescale.com>
      Cc: Guennadi Liakhovetski <g.liakhovetski@gmx.de>
      Cc: Paul Mundt <lethal@linux-sh.org>
      Cc: Ralf Baechle <ralf@linux-mips.org>
      Cc: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
      Cc: Magnus Damm <damm@opensource.se>
      Cc: Liam Girdwood <lrg@slimlogic.co.uk>
      Cc: Joe Perches <joe@perches.com>
      Cc: Roland Dreier <rdreier@cisco.com>
      Signed-off-by: default avatarDan Williams <dan.j.williams@intel.com>
      07934481
    • Linus Walleij's avatar
      DMAENGINE: generic slave control v2 · c3635c78
      Linus Walleij authored
      Convert the device_terminate_all() operation on the
      DMA engine to a generic device_control() operation
      which can now optionally support also pausing and
      resuming DMA on a certain channel. Implemented for the
      COH 901 318 DMAC as an example.
      
      [dan.j.williams@intel.com: update for timberdale]
      Signed-off-by: default avatarLinus Walleij <linus.walleij@stericsson.com>
      Acked-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
      Cc: Maciej Sosnowski <maciej.sosnowski@intel.com>
      Cc: Nicolas Ferre <nicolas.ferre@atmel.com>
      Cc: Pavel Machek <pavel@ucw.cz>
      Cc: Li Yang <leoli@freescale.com>
      Cc: Guennadi Liakhovetski <g.liakhovetski@gmx.de>
      Cc: Paul Mundt <lethal@linux-sh.org>
      Cc: Ralf Baechle <ralf@linux-mips.org>
      Cc: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
      Cc: Magnus Damm <damm@opensource.se>
      Cc: Liam Girdwood <lrg@slimlogic.co.uk>
      Cc: Joe Perches <joe@perches.com>
      Cc: Roland Dreier <rdreier@cisco.com>
      Signed-off-by: default avatarDan Williams <dan.j.williams@intel.com>
      c3635c78
  13. 22 Dec, 2009 1 commit
  14. 15 Dec, 2009 1 commit
  15. 09 Sep, 2009 2 commits
  16. 21 Jul, 2009 1 commit
  17. 01 Apr, 2009 1 commit
  18. 25 Mar, 2009 1 commit
  19. 24 Mar, 2009 1 commit
  20. 18 Feb, 2009 1 commit
  21. 06 Jan, 2009 2 commits