exynos5420-arndale-octa.dts 17.5 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0
2 3 4 5 6
/*
 * Samsung's Exynos5420 based Arndale Octa board device tree source
 *
 * Copyright (c) 2013 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
7
 */
8 9 10

/dts-v1/;
#include "exynos5420.dtsi"
11
#include "exynos5420-cpus.dtsi"
12
#include <dt-bindings/gpio/gpio.h>
13
#include <dt-bindings/interrupt-controller/irq.h>
14
#include <dt-bindings/input/input.h>
15
#include <dt-bindings/clock/samsung,s2mps11.h>
16 17 18

/ {
	model = "Insignal Arndale Octa evaluation board based on EXYNOS5420";
19
	compatible = "insignal,arndale-octa", "samsung,exynos5420", "samsung,exynos5";
20

21
	memory@20000000 {
22
		device_type = "memory";
23 24 25 26
		reg = <0x20000000 0x80000000>;
	};

	chosen {
27
		stdout-path = "serial3:115200n8";
28 29
	};

30
	firmware@2073000 {
31 32 33 34
		compatible = "samsung,secure-firmware";
		reg = <0x02073000 0x1000>;
	};

35 36 37 38 39 40 41
	fixed-rate-clocks {
		oscclk {
			compatible = "samsung,exynos5420-oscclk";
			clock-frequency = <24000000>;
		};
	};

42 43 44 45 46
	gpio_keys {
		compatible = "gpio-keys";

		wakeup {
			label = "SW-TACT1";
47
			gpios = <&gpx2 7 GPIO_ACTIVE_LOW>;
48
			linux,code = <KEY_WAKEUP>;
49
			wakeup-source;
50 51
		};
	};
52
};
53

54 55 56 57 58
&adc {
	vdd-supply = <&ldo4_reg>;
	status = "okay";
};

59 60 61 62
&cci {
	status = "disabled";
};

63 64 65 66 67 68 69 70
&cpu0 {
	cpu-supply = <&buck2_reg>;
};

&cpu4 {
	cpu-supply = <&buck6_reg>;
};

71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334
&cpu0_thermal {
	trips {
		cpu0_alert0: cpu-alert-0 {
			temperature = <60000>; /* millicelsius */
			hysteresis = <5000>; /* millicelsius */
			type = "passive";
		};
		cpu0_alert1: cpu-alert-1 {
			temperature = <80000>; /* millicelsius */
			hysteresis = <10000>; /* millicelsius */
			type = "passive";
		};
		cpu0_alert2: cpu-alert-2 {
			temperature = <110000>; /* millicelsius */
			hysteresis = <10000>; /* millicelsius */
			type = "passive";
		};
		cpu0_crit0: cpu-crit-0 {
			temperature = <120000>; /* millicelsius */
			hysteresis = <0>; /* millicelsius */
			type = "critical";
		};
	};

	cooling-maps {
		/*
		 * Reduce the CPU speed by 2 steps, down to: 1600 MHz
		 * and 1100 MHz.
		 */
		map0 {
			trip = <&cpu0_alert0>;
			cooling-device = <&cpu0 0 2>,
					 <&cpu1 0 2>,
					 <&cpu2 0 2>,
					 <&cpu3 0 2>,
					 <&cpu4 0 2>,
					 <&cpu5 0 2>,
					 <&cpu6 0 2>,
					 <&cpu7 0 2>;
		};

		/*
		 * Reduce the CPU speed down to 1200 MHz big (6 steps)
		 * and 800 MHz LITTLE (5 steps).
		 */
		map1 {
			trip = <&cpu0_alert1>;
			cooling-device = <&cpu0 3 6>,
					 <&cpu1 3 6>,
					 <&cpu2 3 6>,
					 <&cpu3 3 6>,
					 <&cpu4 3 5>,
					 <&cpu5 3 5>,
					 <&cpu6 3 5>,
					 <&cpu7 3 5>;
		};

		/*
		 * Reduce the CPU speed as much as possible, down to 700 MHz
		 * big (11 steps) and 600 MHz LITTLE (7 steps).
		 */
		map2 {
			trip = <&cpu0_alert2>;
			cooling-device = <&cpu0 6 11>,
					 <&cpu1 6 11>,
					 <&cpu2 6 11>,
					 <&cpu3 6 11>,
					 <&cpu4 5 7>,
					 <&cpu5 5 7>,
					 <&cpu6 5 7>,
					 <&cpu7 5 7>;
		};
	};
};

&cpu1_thermal {
	trips {
		cpu1_alert0: cpu-alert-0 {
			temperature = <60000>; /* millicelsius */
			hysteresis = <5000>; /* millicelsius */
			type = "passive";
		};
		cpu1_alert1: cpu-alert-1 {
			temperature = <80000>; /* millicelsius */
			hysteresis = <10000>; /* millicelsius */
			type = "passive";
		};
		cpu1_alert2: cpu-alert-2 {
			temperature = <110000>; /* millicelsius */
			hysteresis = <10000>; /* millicelsius */
			type = "passive";
		};
		cpu1_crit0: cpu-crit-0 {
			temperature = <120000>; /* millicelsius */
			hysteresis = <0>; /* millicelsius */
			type = "critical";
		};
	};

	cooling-maps {
		map0 {
			trip = <&cpu1_alert0>;
			cooling-device = <&cpu0 0 2>,
					 <&cpu1 0 2>,
					 <&cpu2 0 2>,
					 <&cpu3 0 2>,
					 <&cpu4 0 2>,
					 <&cpu5 0 2>,
					 <&cpu6 0 2>,
					 <&cpu7 0 2>;
		};

		map1 {
			trip = <&cpu1_alert1>;
			cooling-device = <&cpu0 3 6>,
					 <&cpu1 3 6>,
					 <&cpu2 3 6>,
					 <&cpu3 3 6>,
					 <&cpu4 3 5>,
					 <&cpu5 3 5>,
					 <&cpu6 3 5>,
					 <&cpu7 3 5>;
		};

		map2 {
			trip = <&cpu1_alert2>;
			cooling-device = <&cpu0 6 11>,
					 <&cpu1 6 11>,
					 <&cpu2 6 11>,
					 <&cpu3 6 11>,
					 <&cpu4 5 7>,
					 <&cpu5 5 7>,
					 <&cpu6 5 7>,
					 <&cpu7 5 7>;
		};
	};
};

&cpu2_thermal {
	trips {
		cpu2_alert0: cpu-alert-0 {
			temperature = <60000>; /* millicelsius */
			hysteresis = <5000>; /* millicelsius */
			type = "passive";
		};
		cpu2_alert1: cpu-alert-1 {
			temperature = <80000>; /* millicelsius */
			hysteresis = <10000>; /* millicelsius */
			type = "passive";
		};
		cpu2_alert2: cpu-alert-2 {
			temperature = <110000>; /* millicelsius */
			hysteresis = <10000>; /* millicelsius */
			type = "passive";
		};
		cpu2_crit0: cpu-crit-0 {
			temperature = <120000>; /* millicelsius */
			hysteresis = <0>; /* millicelsius */
			type = "critical";
		};
	};

	cooling-maps {
		map0 {
			trip = <&cpu2_alert0>;
			cooling-device = <&cpu0 0 2>,
					 <&cpu1 0 2>,
					 <&cpu2 0 2>,
					 <&cpu3 0 2>,
					 <&cpu4 0 2>,
					 <&cpu5 0 2>,
					 <&cpu6 0 2>,
					 <&cpu7 0 2>;
		};

		map1 {
			trip = <&cpu2_alert1>;
			cooling-device = <&cpu0 3 6>,
					 <&cpu1 3 6>,
					 <&cpu2 3 6>,
					 <&cpu3 3 6>,
					 <&cpu4 3 5>,
					 <&cpu5 3 5>,
					 <&cpu6 3 5>,
					 <&cpu7 3 5>;
		};

		map2 {
			trip = <&cpu2_alert2>;
			cooling-device = <&cpu0 6 11>,
					 <&cpu1 6 11>,
					 <&cpu2 6 11>,
					 <&cpu3 6 11>,
					 <&cpu4 6 7>,
					 <&cpu5 6 7>,
					 <&cpu6 6 7>,
					 <&cpu7 6 7>;
		};
	};
};

&cpu3_thermal {
	trips {
		cpu3_alert0: cpu-alert-0 {
			temperature = <60000>; /* millicelsius */
			hysteresis = <5000>; /* millicelsius */
			type = "passive";
		};
		cpu3_alert1: cpu-alert-1 {
			temperature = <80000>; /* millicelsius */
			hysteresis = <10000>; /* millicelsius */
			type = "passive";
		};
		cpu3_alert2: cpu-alert-2 {
			temperature = <110000>; /* millicelsius */
			hysteresis = <10000>; /* millicelsius */
			type = "passive";
		};
		cpu3_crit0: cpu-crit-0 {
			temperature = <120000>; /* millicelsius */
			hysteresis = <0>; /* millicelsius */
			type = "critical";
		};
	};

	cooling-maps {
		map0 {
			trip = <&cpu3_alert0>;
			cooling-device = <&cpu0 0 2>,
					 <&cpu1 0 2>,
					 <&cpu2 0 2>,
					 <&cpu3 0 2>,
					 <&cpu4 0 2>,
					 <&cpu5 0 2>,
					 <&cpu6 0 2>,
					 <&cpu7 0 2>;
		};

		map1 {
			trip = <&cpu3_alert1>;
			cooling-device = <&cpu0 3 6>,
					 <&cpu1 3 6>,
					 <&cpu2 3 6>,
					 <&cpu3 3 6>,
					 <&cpu4 3 5>,
					 <&cpu5 3 5>,
					 <&cpu6 3 5>,
					 <&cpu7 3 5>;
		};

		map2 {
			trip = <&cpu3_alert2>;
			cooling-device = <&cpu0 6 11>,
					 <&cpu1 6 11>,
					 <&cpu2 6 11>,
					 <&cpu3 6 11>,
					 <&cpu4 5 7>,
					 <&cpu5 5 7>,
					 <&cpu6 5 7>,
					 <&cpu7 5 7>;
		};
	};
};

335 336 337 338 339 340 341 342 343
&hdmi {
	hpd-gpios = <&gpx3 7 GPIO_ACTIVE_HIGH>;
	vdd_osc-supply = <&ldo7_reg>;
	vdd_pll-supply = <&ldo6_reg>;
	vdd-supply = <&ldo6_reg>;
	ddc = <&i2c_2>;
	status = "okay";
};

344 345 346 347 348 349 350 351 352 353 354 355 356
&hsi2c_4 {
	status = "okay";

	s2mps11_pmic@66 {
		compatible = "samsung,s2mps11-pmic";
		reg = <0x66>;

		interrupt-parent = <&gpx3>;
		interrupts = <2 IRQ_TYPE_EDGE_FALLING>;
		pinctrl-names = "default";
		pinctrl-0 = <&s2mps11_irq>;

		s2mps11_osc: clocks {
357
			compatible = "samsung,s2mps11-clk";
358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374
			#clock-cells = <1>;
			clock-output-names = "s2mps11_ap",
					"s2mps11_cp", "s2mps11_bt";
		};

		regulators {
			ldo1_reg: LDO1 {
				regulator-name = "PVDD_ALIVE_1V0";
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <1000000>;
				regulator-always-on;
			};

			ldo2_reg: LDO2 {
				regulator-name = "PVDD_APIO_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
375
				regulator-always-on;
376 377 378 379 380 381
			};

			ldo3_reg: LDO3 {
				regulator-name = "PVDD_APIO_MMCON_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
382 383 384 385 386 387
				/*
				 * Must be always on, even though there is
				 * a consumer (mmc_0).  Otherwise the board
				 * does not reboot with vendor U-Boot
				 * (Linaro for Arndale Octa, v2012.07).
				 */
388
				regulator-always-on;
389 390 391 392

				regulator-state-mem {
					regulator-off-in-suspend;
				};
393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417
			};

			ldo4_reg: LDO4 {
				regulator-name = "PVDD_ADC_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

			ldo5_reg: LDO5 {
				regulator-name = "PVDD_PLL_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
			};

			ldo6_reg: LDO6 {
				regulator-name = "PVDD_ANAIP_1V0";
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <1000000>;
			};

			ldo7_reg: LDO7 {
				regulator-name = "PVDD_ANAIP_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
418 419 420 421

				regulator-state-mem {
					regulator-off-in-suspend;
				};
422 423 424 425 426 427
			};

			ldo8_reg: LDO8 {
				regulator-name = "PVDD_ABB_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
428
				regulator-always-on;
429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459
			};

			ldo9_reg: LDO9 {
				regulator-name = "PVDD_USB_3V3";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3000000>;
				regulator-always-on;
			};

			ldo10_reg: LDO10 {
				regulator-name = "PVDD_PRE_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
			};

			ldo11_reg: LDO11 {
				regulator-name = "PVDD_USB_1V0";
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <1000000>;
				regulator-always-on;
			};

			ldo12_reg: LDO12 {
				regulator-name = "PVDD_HSIC_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

			ldo13_reg: LDO13 {
				regulator-name = "PVDD_APIO_MMCOFF_2V8";
460
				regulator-min-microvolt = <1800000>;
461
				regulator-max-microvolt = <2800000>;
462 463 464 465

				regulator-state-mem {
					regulator-off-in-suspend;
				};
466 467
			};

468 469 470 471 472 473 474
			ldo14_reg: LDO14 {
				/* Unused */
				regulator-name = "PVDD_LDO14";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3950000>;
			};

475 476 477 478
			ldo15_reg: LDO15 {
				regulator-name = "PVDD_PERI_2V8";
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
479 480 481 482

				regulator-state-mem {
					regulator-on-in-suspend;
				};
483 484 485 486 487 488
			};

			ldo16_reg: LDO16 {
				regulator-name = "PVDD_PERI_3V3";
				regulator-min-microvolt = <2200000>;
				regulator-max-microvolt = <2200000>;
489 490 491 492

				regulator-state-mem {
					regulator-on-in-suspend;
				};
493 494
			};

495 496 497 498 499 500 501
			ldo17_reg: LDO17 {
				/* Unused */
				regulator-name = "PVDD_LDO17";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3950000>;
			};

502 503 504 505
			ldo18_reg: LDO18 {
				regulator-name = "PVDD_EMMC_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
506 507 508 509 510 511 512 513 514 515 516 517
				/*
				 * Must stay in "off" mode during shutdown for
				 * proper eMMC reset.  The "off" mode is in
				 * fact controlled by LDO18EN.  The eMMC does
				 * not have reset pin connected so the reset
				 * will be triggered by falling edge of
				 * LDO18EN.
				 */

				regulator-state-mem {
					regulator-off-in-suspend;
				};
518 519 520 521 522 523
			};

			ldo19_reg: LDO19 {
				regulator-name = "PVDD_TFLASH_2V8";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
524 525 526 527

				regulator-state-mem {
					regulator-off-in-suspend;
				};
528 529 530 531 532 533 534 535 536 537 538 539 540 541
			};

			ldo20_reg: LDO20 {
				regulator-name = "PVDD_BTWIFI_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

			ldo21_reg: LDO21 {
				regulator-name = "PVDD_CAM1IO_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

542 543 544 545 546 547 548
			ldo22_reg: LDO22 {
				/* Unused */
				regulator-name = "PVDD_LDO22";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <2375000>;
			};

549 550
			ldo23_reg: LDO23 {
				regulator-name = "PVDD_MIFS_1V1";
551 552
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1100000>;
553
				regulator-always-on;
554 555 556 557

				regulator-state-mem {
					regulator-on-in-suspend;
				};
558 559 560 561 562 563
			};

			ldo24_reg: LDO24 {
				regulator-name = "PVDD_CAM1_AVDD_2V8";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
564 565 566 567

				regulator-state-mem {
					regulator-on-in-suspend;
				};
568 569
			};

570 571 572 573 574 575 576
			ldo25_reg: LDO25 {
				/* Unused */
				regulator-name = "PVDD_LDO25";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3950000>;
			};

577 578 579 580 581 582 583 584
			ldo26_reg: LDO26 {
				regulator-name = "PVDD_CAM0_AF_2V8";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3000000>;
			};

			ldo27_reg: LDO27 {
				regulator-name = "PVDD_G3DS_1V0";
585 586
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1100000>;
587 588 589 590

				regulator-state-mem {
					regulator-on-in-suspend;
				};
591 592 593 594 595 596 597 598 599 600 601 602 603 604
			};

			ldo28_reg: LDO28 {
				regulator-name = "PVDD_TSP_3V3";
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
			};

			ldo29_reg: LDO29 {
				regulator-name = "PVDD_AUDIO_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

605 606 607 608 609 610 611
			ldo30_reg: LDO30 {
				/* Unused */
				regulator-name = "PVDD_LDO30";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3950000>;
			};

612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629
			ldo31_reg: LDO31 {
				regulator-name = "PVDD_PERI_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

			ldo32_reg: LDO32 {
				regulator-name = "PVDD_LCD_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

			ldo33_reg: LDO33 {
				regulator-name = "PVDD_CAM0IO_1V8";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
			};

630 631 632 633 634 635 636
			ldo34_reg: LDO34 {
				/* Unused */
				regulator-name = "PVDD_LDO34";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3950000>;
			};

637 638 639 640 641 642
			ldo35_reg: LDO35 {
				regulator-name = "PVDD_CAM0_DVDD_1V2";
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1200000>;
			};

643 644 645 646 647 648 649 650 651 652 653 654 655 656
			ldo36_reg: LDO36 {
				/* Unused */
				regulator-name = "PVDD_LDO36";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3950000>;
			};

			ldo37_reg: LDO37 {
				/* Unused */
				regulator-name = "PVDD_LDO37";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3950000>;
			};

657 658 659 660 661 662 663 664 665
			ldo38_reg: LDO38 {
				regulator-name = "PVDD_CAM0_AVDD_2V8";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
			};

			buck1_reg: BUCK1 {
				regulator-name = "PVDD_MIF_1V1";
				regulator-min-microvolt = <800000>;
666
				regulator-max-microvolt = <1300000>;
667
				regulator-always-on;
668 669 670 671

				regulator-state-mem {
					regulator-off-in-suspend;
				};
672 673 674 675 676
			};

			buck2_reg: BUCK2 {
				regulator-name = "vdd_arm";
				regulator-min-microvolt = <800000>;
677
				regulator-max-microvolt = <1500000>;
678
				regulator-always-on;
679 680 681 682

				regulator-state-mem {
					regulator-off-in-suspend;
				};
683 684 685 686 687
			};

			buck3_reg: BUCK3 {
				regulator-name = "PVDD_INT_1V0";
				regulator-min-microvolt = <800000>;
688
				regulator-max-microvolt = <1400000>;
689
				regulator-always-on;
690 691 692 693

				regulator-state-mem {
					regulator-off-in-suspend;
				};
694 695 696 697 698
			};

			buck4_reg: BUCK4 {
				regulator-name = "PVDD_G3D_1V0";
				regulator-min-microvolt = <800000>;
699
				regulator-max-microvolt = <1400000>;
700 701 702 703

				regulator-state-mem {
					regulator-off-in-suspend;
				};
704 705 706 707 708
			};

			buck5_reg: BUCK5 {
				regulator-name = "PVDD_LPDDR3_1V2";
				regulator-min-microvolt = <800000>;
709
				regulator-max-microvolt = <1400000>;
710 711 712 713 714 715
				regulator-always-on;
			};

			buck6_reg: BUCK6 {
				regulator-name = "PVDD_KFC_1V0";
				regulator-min-microvolt = <800000>;
716
				regulator-max-microvolt = <1500000>;
717
				regulator-always-on;
718 719 720 721

				regulator-state-mem {
					regulator-off-in-suspend;
				};
722 723 724 725 726
			};

			buck7_reg: BUCK7 {
				regulator-name = "VIN_LLDO_1V4";
				regulator-min-microvolt = <800000>;
727
				regulator-max-microvolt = <1500000>;
728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748
				regulator-always-on;
			};

			buck8_reg: BUCK8 {
				regulator-name = "VIN_MLDO_2V0";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <2000000>;
				regulator-always-on;
			};

			buck9_reg: BUCK9 {
				regulator-name = "VIN_HLDO_3V5";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3500000>;
				regulator-always-on;
			};

			buck10_reg: BUCK10 {
				regulator-name = "PVDD_EMMCF_2V8";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
749 750 751 752 753 754 755 756 757 758 759 760
				/*
				 * Must stay in "off" mode during shutdown for
				 * proper eMMC reset.  The "off" mode is in
				 * fact controlled by BUCK10EN.  The eMMC does
				 * not have reset pin connected so the reset
				 * will be triggered by falling edge of
				 * BUCK10EN.
				 */

				regulator-state-mem {
					regulator-off-in-suspend;
				};
761 762 763 764 765
			};
		};
	};
};

766 767
&i2c_2 {
	status = "okay";
768 769 770 771
};

&mixer {
	status = "okay";
772 773
};

774 775
&mmc_0 {
	status = "okay";
776
	non-removable;
777 778 779 780 781 782 783
	card-detect-delay = <200>;
	samsung,dw-mshc-ciu-div = <3>;
	samsung,dw-mshc-sdr-timing = <0 4>;
	samsung,dw-mshc-ddr-timing = <0 2>;
	pinctrl-names = "default";
	pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus1 &sd0_bus4 &sd0_bus8>;
	vmmc-supply = <&ldo10_reg>;
784
	vqmmc-supply = <&ldo3_reg>;
785 786
	bus-width = <8>;
	cap-mmc-highspeed;
787
	mmc-hs200-1_8v;
788 789 790 791 792 793
};

&mmc_2 {
	status = "okay";
	card-detect-delay = <200>;
	samsung,dw-mshc-ciu-div = <3>;
794 795
	samsung,dw-mshc-sdr-timing = <0 4>;
	samsung,dw-mshc-ddr-timing = <0 2>;
796 797 798 799 800 801
	pinctrl-names = "default";
	pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus1 &sd2_bus4>;
	vmmc-supply = <&ldo19_reg>;
	vqmmc-supply = <&ldo13_reg>;
	bus-width = <4>;
	cap-sd-highspeed;
802 803 804
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	sd-uhs-ddr50;
805 806
};

807 808 809
&pinctrl_0 {
	s2mps11_irq: s2mps11-irq {
		samsung,pins = "gpx3-2";
810 811 812
		samsung,pin-function = <EXYNOS_PIN_FUNC_F>;
		samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
		samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>;
813 814
	};
};
815 816 817 818 819 820

&rtc {
	status = "okay";
	clocks = <&clock CLK_RTC>, <&s2mps11_osc S2MPS11_CLK_AP>;
	clock-names = "rtc", "rtc_src";
};
821 822 823 824

&usbdrd_dwc3_1 {
	dr_mode = "host";
};