hpt366.c 44.1 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1 2 3 4
/*
 * Copyright (C) 1999-2003		Andre Hedrick <andre@linux-ide.org>
 * Portions Copyright (C) 2001	        Sun Microsystems, Inc.
 * Portions Copyright (C) 2003		Red Hat Inc
5
 * Portions Copyright (C) 2007		Bartlomiej Zolnierkiewicz
6
 * Portions Copyright (C) 2005-2008	MontaVista Software, Inc.
Linus Torvalds's avatar
Linus Torvalds committed
7 8 9 10 11 12
 *
 * Thanks to HighPoint Technologies for their assistance, and hardware.
 * Special Thanks to Jon Burchmore in SanDiego for the deep pockets, his
 * donation of an ABit BP6 mainboard, processor, and memory acellerated
 * development and support.
 *
13
 *
14 15 16 17 18
 * HighPoint has its own drivers (open source except for the RAID part)
 * available from http://www.highpoint-tech.com/BIOS%20+%20Driver/.
 * This may be useful to anyone wanting to work on this driver, however  do not
 * trust  them too much since the code tends to become less and less meaningful
 * as the time passes... :-/
19
 *
Linus Torvalds's avatar
Linus Torvalds committed
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56
 * Note that final HPT370 support was done by force extraction of GPL.
 *
 * - add function for getting/setting power status of drive
 * - the HPT370's state machine can get confused. reset it before each dma 
 *   xfer to prevent that from happening.
 * - reset state engine whenever we get an error.
 * - check for busmaster state at end of dma. 
 * - use new highpoint timings.
 * - detect bus speed using highpoint register.
 * - use pll if we don't have a clock table. added a 66MHz table that's
 *   just 2x the 33MHz table.
 * - removed turnaround. NOTE: we never want to switch between pll and
 *   pci clocks as the chip can glitch in those cases. the highpoint
 *   approved workaround slows everything down too much to be useful. in
 *   addition, we would have to serialize access to each chip.
 * 	Adrian Sun <a.sun@sun.com>
 *
 * add drive timings for 66MHz PCI bus,
 * fix ATA Cable signal detection, fix incorrect /proc info
 * add /proc display for per-drive PIO/DMA/UDMA mode and
 * per-channel ATA-33/66 Cable detect.
 * 	Duncan Laurie <void@sun.com>
 *
 * fixup /proc output for multiple controllers
 *	Tim Hockin <thockin@sun.com>
 *
 * On hpt366: 
 * Reset the hpt366 on error, reset on dma
 * Fix disabling Fast Interrupt hpt366.
 * 	Mike Waychison <crlf@sun.com>
 *
 * Added support for 372N clocking and clock switching. The 372N needs
 * different clocks on read/write. This requires overloading rw_disk and
 * other deeply crazy things. Thanks to <http://www.hoerstreich.de> for
 * keeping me sane. 
 *		Alan Cox <alan@redhat.com>
 *
57 58 59 60 61
 * - fix the clock turnaround code: it was writing to the wrong ports when
 *   called for the secondary channel, caching the current clock mode per-
 *   channel caused the cached register value to get out of sync with the
 *   actual one, the channels weren't serialized, the turnaround shouldn't
 *   be done on 66 MHz PCI bus
Sergei Shtylyov's avatar
Sergei Shtylyov committed
62 63 64 65
 * - disable UltraATA/100 for HPT370 by default as the 33 MHz clock being used
 *   does not allow for this speed anyway
 * - avoid touching disabled channels (e.g. HPT371/N are single channel chips,
 *   their primary channel is kind of virtual, it isn't tied to any pins)
66 67 68
 * - fix/remove bad/unused timing tables and use one set of tables for the whole
 *   HPT37x chip family; save space by introducing the separate transfer mode
 *   table in which the mode lookup is done
69
 * - use f_CNT value saved by  the HighPoint BIOS as reading it directly gives
70 71
 *   the wrong PCI frequency since DPLL has already been calibrated by BIOS;
 *   read it only from the function 0 of HPT374 chips
72 73
 * - fix the hotswap code:  it caused RESET- to glitch when tristating the bus,
 *   and for HPT36x the obsolete HDIO_TRISTATE_HWIF handler was called instead
74 75
 * - pass to init_chipset() handlers a copy of the IDE PCI device structure as
 *   they tamper with its fields
Sergei Shtylyov's avatar
Sergei Shtylyov committed
76 77
 * - pass  to the init_setup handlers a copy of the ide_pci_device_t structure
 *   since they may tamper with its fields
78 79
 * - prefix the driver startup messages with the real chip name
 * - claim the extra 240 bytes of I/O space for all chips
80
 * - optimize the UltraDMA filtering and the drive list lookup code
81
 * - use pci_get_slot() to get to the function 1 of HPT36x/374
Sergei Shtylyov's avatar
Sergei Shtylyov committed
82 83 84 85
 * - cache offset of the channel's misc. control registers (MCRs) being used
 *   throughout the driver
 * - only touch the relevant MCR when detecting the cable type on HPT374's
 *   function 1
86
 * - rename all the register related variables consistently
Sergei Shtylyov's avatar
Sergei Shtylyov committed
87 88
 * - move all the interrupt twiddling code from the speedproc handlers into
 *   init_hwif_hpt366(), also grouping all the DMA related code together there
89
 * - merge HPT36x/HPT37x speedproc handlers, fix PIO timing register mask and
Sergei Shtylyov's avatar
Sergei Shtylyov committed
90 91 92 93
 *   separate the UltraDMA and MWDMA masks there to avoid changing PIO timings
 *   when setting an UltraDMA mode
 * - fix hpt3xx_tune_drive() to set the PIO mode requested, not always select
 *   the best possible one
94
 * - clean up DMA timeout handling for HPT370
Sergei Shtylyov's avatar
Sergei Shtylyov committed
95 96 97 98 99 100 101
 * - switch to using the enumeration type to differ between the numerous chip
 *   variants, matching PCI device/revision ID with the chip type early, at the
 *   init_setup stage
 * - extend the hpt_info structure to hold the DPLL and PCI clock frequencies,
 *   stop duplicating it for each channel by storing the pointer in the pci_dev
 *   structure: first, at the init_setup stage, point it to a static "template"
 *   with only the chip type and its specific base DPLL frequency, the highest
102 103 104
 *   UltraDMA mode, and the chip settings table pointer filled,  then, at the
 *   init_chipset stage, allocate per-chip instance  and fill it with the rest
 *   of the necessary information
Sergei Shtylyov's avatar
Sergei Shtylyov committed
105 106 107 108
 * - get rid of the constant thresholds in the HPT37x PCI clock detection code,
 *   switch  to calculating  PCI clock frequency based on the chip's base DPLL
 *   frequency
 * - switch to using the  DPLL clock and enable UltraATA/133 mode by default on
109 110
 *   anything  newer than HPT370/A (except HPT374 that is not capable of this
 *   mode according to the manual)
111 112
 * - fold PCI clock detection and DPLL setup code into init_chipset_hpt366(),
 *   also fixing the interchanged 25/40 MHz PCI clock cases for HPT36x chips;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
113 114
 *   unify HPT36x/37x timing setup code and the speedproc handlers by joining
 *   the register setting lists into the table indexed by the clock selected
115
 * - set the correct hwif->ultra_mask for each individual chip
116
 * - add Ultra and MW DMA mode filtering for the HPT37[24] based SATA cards
Sergei Shtylyov's avatar
Sergei Shtylyov committed
117
 *	Sergei Shtylyov, <sshtylyov@ru.mvista.com> or <source@mvista.com>
Linus Torvalds's avatar
Linus Torvalds committed
118 119 120 121 122 123 124 125 126 127 128 129 130 131 132
 */

#include <linux/types.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/blkdev.h>
#include <linux/interrupt.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/ide.h>

#include <asm/uaccess.h>
#include <asm/io.h>

133 134
#define DRV_NAME "hpt366"

Linus Torvalds's avatar
Linus Torvalds committed
135 136
/* various tuning parameters */
#define HPT_RESET_STATE_ENGINE
137 138
#undef	HPT_DELAY_INTERRUPT
#define HPT_SERIALIZE_IO	0
Linus Torvalds's avatar
Linus Torvalds committed
139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182

static const char *quirk_drives[] = {
	"QUANTUM FIREBALLlct08 08",
	"QUANTUM FIREBALLP KA6.4",
	"QUANTUM FIREBALLP LM20.4",
	"QUANTUM FIREBALLP LM20.5",
	NULL
};

static const char *bad_ata100_5[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
	NULL
};

static const char *bad_ata66_4[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
183
	"MAXTOR STM3320620A",
Linus Torvalds's avatar
Linus Torvalds committed
184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202
	NULL
};

static const char *bad_ata66_3[] = {
	"WDC AC310200R",
	NULL
};

static const char *bad_ata33[] = {
	"Maxtor 92720U8", "Maxtor 92040U6", "Maxtor 91360U4", "Maxtor 91020U3", "Maxtor 90845U3", "Maxtor 90650U2",
	"Maxtor 91360D8", "Maxtor 91190D7", "Maxtor 91020D6", "Maxtor 90845D5", "Maxtor 90680D4", "Maxtor 90510D3", "Maxtor 90340D2",
	"Maxtor 91152D8", "Maxtor 91008D7", "Maxtor 90845D6", "Maxtor 90840D6", "Maxtor 90720D5", "Maxtor 90648D5", "Maxtor 90576D4",
	"Maxtor 90510D4",
	"Maxtor 90432D3", "Maxtor 90288D2", "Maxtor 90256D2",
	"Maxtor 91000D8", "Maxtor 90910D8", "Maxtor 90875D7", "Maxtor 90840D7", "Maxtor 90750D6", "Maxtor 90625D5", "Maxtor 90500D4",
	"Maxtor 91728D8", "Maxtor 91512D7", "Maxtor 91303D6", "Maxtor 91080D5", "Maxtor 90845D4", "Maxtor 90680D4", "Maxtor 90648D3", "Maxtor 90432D2",
	NULL
};

203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220
static u8 xfer_speeds[] = {
	XFER_UDMA_6,
	XFER_UDMA_5,
	XFER_UDMA_4,
	XFER_UDMA_3,
	XFER_UDMA_2,
	XFER_UDMA_1,
	XFER_UDMA_0,

	XFER_MW_DMA_2,
	XFER_MW_DMA_1,
	XFER_MW_DMA_0,

	XFER_PIO_4,
	XFER_PIO_3,
	XFER_PIO_2,
	XFER_PIO_1,
	XFER_PIO_0
Linus Torvalds's avatar
Linus Torvalds committed
221 222
};

223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244
/* Key for bus clock timings
 * 36x   37x
 * bits  bits
 * 0:3	 0:3	data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 4:7	 4:8	data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 8:11  9:12	cmd_high_time. Inactive time of DIOW_/DIOR_ during task file
 *		register access.
 * 12:15 13:17	cmd_low_time. Active time of DIOW_/DIOR_ during task file
 *		register access.
 * 16:18 18:20	udma_cycle_time. Clock cycles for UDMA xfer.
 * -	 21	CLK frequency: 0=ATA clock, 1=dual ATA clock.
 * 19:21 22:24	pre_high_time. Time to initialize the 1st cycle for PIO and
 *		MW DMA xfer.
 * 22:24 25:27	cmd_pre_high_time. Time to initialize the 1st PIO cycle for
 *		task file register access.
 * 28	 28	UDMA enable.
 * 29	 29	DMA  enable.
 * 30	 30	PIO MST enable. If set, the chip is in bus master mode during
 *		PIO xfer.
 * 31	 31	FIFO enable.
Linus Torvalds's avatar
Linus Torvalds committed
245 246
 */

247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264
static u32 forty_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x900fd943,
	/* XFER_UDMA_5 */	0x900fd943,
	/* XFER_UDMA_4 */	0x900fd943,
	/* XFER_UDMA_3 */	0x900ad943,
	/* XFER_UDMA_2 */	0x900bd943,
	/* XFER_UDMA_1 */	0x9008d943,
	/* XFER_UDMA_0 */	0x9008d943,

	/* XFER_MW_DMA_2 */	0xa008d943,
	/* XFER_MW_DMA_1 */	0xa010d955,
	/* XFER_MW_DMA_0 */	0xa010d9fc,

	/* XFER_PIO_4 */	0xc008d963,
	/* XFER_PIO_3 */	0xc010d974,
	/* XFER_PIO_2 */	0xc010d997,
	/* XFER_PIO_1 */	0xc010d9c7,
	/* XFER_PIO_0 */	0xc018d9d9
Linus Torvalds's avatar
Linus Torvalds committed
265 266
};

267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284
static u32 thirty_three_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c9a731,
	/* XFER_UDMA_5 */	0x90c9a731,
	/* XFER_UDMA_4 */	0x90c9a731,
	/* XFER_UDMA_3 */	0x90cfa731,
	/* XFER_UDMA_2 */	0x90caa731,
	/* XFER_UDMA_1 */	0x90cba731,
	/* XFER_UDMA_0 */	0x90c8a731,

	/* XFER_MW_DMA_2 */	0xa0c8a731,
	/* XFER_MW_DMA_1 */	0xa0c8a732,	/* 0xa0c8a733 */
	/* XFER_MW_DMA_0 */	0xa0c8a797,

	/* XFER_PIO_4 */	0xc0c8a731,
	/* XFER_PIO_3 */	0xc0c8a742,
	/* XFER_PIO_2 */	0xc0d0a753,
	/* XFER_PIO_1 */	0xc0d0a7a3,	/* 0xc0d0a793 */
	/* XFER_PIO_0 */	0xc0d0a7aa	/* 0xc0d0a7a7 */
Linus Torvalds's avatar
Linus Torvalds committed
285 286
};

287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304
static u32 twenty_five_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c98521,
	/* XFER_UDMA_5 */	0x90c98521,
	/* XFER_UDMA_4 */	0x90c98521,
	/* XFER_UDMA_3 */	0x90cf8521,
	/* XFER_UDMA_2 */	0x90cf8521,
	/* XFER_UDMA_1 */	0x90cb8521,
	/* XFER_UDMA_0 */	0x90cb8521,

	/* XFER_MW_DMA_2 */	0xa0ca8521,
	/* XFER_MW_DMA_1 */	0xa0ca8532,
	/* XFER_MW_DMA_0 */	0xa0ca8575,

	/* XFER_PIO_4 */	0xc0ca8521,
	/* XFER_PIO_3 */	0xc0ca8532,
	/* XFER_PIO_2 */	0xc0ca8542,
	/* XFER_PIO_1 */	0xc0d08572,
	/* XFER_PIO_0 */	0xc0d08585
Linus Torvalds's avatar
Linus Torvalds committed
305 306
};

307 308
#if 0
/* These are the timing tables from the HighPoint open source drivers... */
309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326
static u32 thirty_three_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x12446231,	/* 0x12646231 ?? */
	/* XFER_UDMA_5 */	0x12446231,
	/* XFER_UDMA_4 */	0x12446231,
	/* XFER_UDMA_3 */	0x126c6231,
	/* XFER_UDMA_2 */	0x12486231,
	/* XFER_UDMA_1 */	0x124c6233,
	/* XFER_UDMA_0 */	0x12506297,

	/* XFER_MW_DMA_2 */	0x22406c31,
	/* XFER_MW_DMA_1 */	0x22406c33,
	/* XFER_MW_DMA_0 */	0x22406c97,

	/* XFER_PIO_4 */	0x06414e31,
	/* XFER_PIO_3 */	0x06414e42,
	/* XFER_PIO_2 */	0x06414e53,
	/* XFER_PIO_1 */	0x06814e93,
	/* XFER_PIO_0 */	0x06814ea7
Linus Torvalds's avatar
Linus Torvalds committed
327 328
};

329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346
static u32 fifty_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x12848242,
	/* XFER_UDMA_5 */	0x12848242,
	/* XFER_UDMA_4 */	0x12ac8242,
	/* XFER_UDMA_3 */	0x128c8242,
	/* XFER_UDMA_2 */	0x120c8242,
	/* XFER_UDMA_1 */	0x12148254,
	/* XFER_UDMA_0 */	0x121882ea,

	/* XFER_MW_DMA_2 */	0x22808242,
	/* XFER_MW_DMA_1 */	0x22808254,
	/* XFER_MW_DMA_0 */	0x228082ea,

	/* XFER_PIO_4 */	0x0a81f442,
	/* XFER_PIO_3 */	0x0a81f443,
	/* XFER_PIO_2 */	0x0a81f454,
	/* XFER_PIO_1 */	0x0ac1f465,
	/* XFER_PIO_0 */	0x0ac1f48a
Linus Torvalds's avatar
Linus Torvalds committed
347 348
};

349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366
static u32 sixty_six_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1c869c62,
	/* XFER_UDMA_5 */	0x1cae9c62,	/* 0x1c8a9c62 */
	/* XFER_UDMA_4 */	0x1c8a9c62,
	/* XFER_UDMA_3 */	0x1c8e9c62,
	/* XFER_UDMA_2 */	0x1c929c62,
	/* XFER_UDMA_1 */	0x1c9a9c62,
	/* XFER_UDMA_0 */	0x1c829c62,

	/* XFER_MW_DMA_2 */	0x2c829c62,
	/* XFER_MW_DMA_1 */	0x2c829c66,
	/* XFER_MW_DMA_0 */	0x2c829d2e,

	/* XFER_PIO_4 */	0x0c829c62,
	/* XFER_PIO_3 */	0x0c829c84,
	/* XFER_PIO_2 */	0x0c829ca6,
	/* XFER_PIO_1 */	0x0d029d26,
	/* XFER_PIO_0 */	0x0d029d5e
Linus Torvalds's avatar
Linus Torvalds committed
367
};
368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434
#else
/*
 * The following are the new timing tables with PIO mode data/taskfile transfer
 * overclocking fixed...
 */

/* This table is taken from the HPT370 data manual rev. 1.02 */
static u32 thirty_three_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x16455031,	/* 0x16655031 ?? */
	/* XFER_UDMA_5 */	0x16455031,
	/* XFER_UDMA_4 */	0x16455031,
	/* XFER_UDMA_3 */	0x166d5031,
	/* XFER_UDMA_2 */	0x16495031,
	/* XFER_UDMA_1 */	0x164d5033,
	/* XFER_UDMA_0 */	0x16515097,

	/* XFER_MW_DMA_2 */	0x26515031,
	/* XFER_MW_DMA_1 */	0x26515033,
	/* XFER_MW_DMA_0 */	0x26515097,

	/* XFER_PIO_4 */	0x06515021,
	/* XFER_PIO_3 */	0x06515022,
	/* XFER_PIO_2 */	0x06515033,
	/* XFER_PIO_1 */	0x06915065,
	/* XFER_PIO_0 */	0x06d1508a
};

static u32 fifty_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1a861842,
	/* XFER_UDMA_5 */	0x1a861842,
	/* XFER_UDMA_4 */	0x1aae1842,
	/* XFER_UDMA_3 */	0x1a8e1842,
	/* XFER_UDMA_2 */	0x1a0e1842,
	/* XFER_UDMA_1 */	0x1a161854,
	/* XFER_UDMA_0 */	0x1a1a18ea,

	/* XFER_MW_DMA_2 */	0x2a821842,
	/* XFER_MW_DMA_1 */	0x2a821854,
	/* XFER_MW_DMA_0 */	0x2a8218ea,

	/* XFER_PIO_4 */	0x0a821842,
	/* XFER_PIO_3 */	0x0a821843,
	/* XFER_PIO_2 */	0x0a821855,
	/* XFER_PIO_1 */	0x0ac218a8,
	/* XFER_PIO_0 */	0x0b02190c
};

static u32 sixty_six_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1c86fe62,
	/* XFER_UDMA_5 */	0x1caefe62,	/* 0x1c8afe62 */
	/* XFER_UDMA_4 */	0x1c8afe62,
	/* XFER_UDMA_3 */	0x1c8efe62,
	/* XFER_UDMA_2 */	0x1c92fe62,
	/* XFER_UDMA_1 */	0x1c9afe62,
	/* XFER_UDMA_0 */	0x1c82fe62,

	/* XFER_MW_DMA_2 */	0x2c82fe62,
	/* XFER_MW_DMA_1 */	0x2c82fe66,
	/* XFER_MW_DMA_0 */	0x2c82ff2e,

	/* XFER_PIO_4 */	0x0c82fe62,
	/* XFER_PIO_3 */	0x0c82fe84,
	/* XFER_PIO_2 */	0x0c82fea6,
	/* XFER_PIO_1 */	0x0d02ff26,
	/* XFER_PIO_0 */	0x0d42ff7f
};
#endif
Linus Torvalds's avatar
Linus Torvalds committed
435 436

#define HPT366_DEBUG_DRIVE_INFO		0
Sergei Shtylyov's avatar
Sergei Shtylyov committed
437 438 439
#define HPT371_ALLOW_ATA133_6		1
#define HPT302_ALLOW_ATA133_6		1
#define HPT372_ALLOW_ATA133_6		1
440
#define HPT370_ALLOW_ATA100_5		0
Linus Torvalds's avatar
Linus Torvalds committed
441 442 443 444
#define HPT366_ALLOW_ATA66_4		1
#define HPT366_ALLOW_ATA66_3		1
#define HPT366_MAX_DEVS			8

Sergei Shtylyov's avatar
Sergei Shtylyov committed
445 446 447 448 449 450 451 452 453
/* Supported ATA clock frequencies */
enum ata_clock {
	ATA_CLOCK_25MHZ,
	ATA_CLOCK_33MHZ,
	ATA_CLOCK_40MHZ,
	ATA_CLOCK_50MHZ,
	ATA_CLOCK_66MHZ,
	NUM_ATA_CLOCKS
};
Linus Torvalds's avatar
Linus Torvalds committed
454

455 456 457 458 459 460 461
struct hpt_timings {
	u32 pio_mask;
	u32 dma_mask;
	u32 ultra_mask;
	u32 *clock_table[NUM_ATA_CLOCKS];
};

462
/*
Sergei Shtylyov's avatar
Sergei Shtylyov committed
463
 *	Hold all the HighPoint chip information in one place.
464
 */
Linus Torvalds's avatar
Linus Torvalds committed
465

Sergei Shtylyov's avatar
Sergei Shtylyov committed
466
struct hpt_info {
467
	char *chip_name;	/* Chip name */
Sergei Shtylyov's avatar
Sergei Shtylyov committed
468
	u8 chip_type;		/* Chip type */
469
	u8 udma_mask;		/* Allowed UltraDMA modes mask. */
Sergei Shtylyov's avatar
Sergei Shtylyov committed
470 471
	u8 dpll_clk;		/* DPLL clock in MHz */
	u8 pci_clk;		/* PCI  clock in MHz */
472 473
	struct hpt_timings *timings; /* Chipset timing data */
	u8 clock;		/* ATA clock selected */
474 475
};

Sergei Shtylyov's avatar
Sergei Shtylyov committed
476 477 478 479 480 481 482 483 484 485 486 487 488 489
/* Supported HighPoint chips */
enum {
	HPT36x,
	HPT370,
	HPT370A,
	HPT374,
	HPT372,
	HPT372A,
	HPT302,
	HPT371,
	HPT372N,
	HPT302N,
	HPT371N
};
490

491 492 493 494 495 496 497 498 499 500 501
static struct hpt_timings hpt36x_timings = {
	.pio_mask	= 0xc1f8ffff,
	.dma_mask	= 0x303800ff,
	.ultra_mask	= 0x30070000,
	.clock_table	= {
		[ATA_CLOCK_25MHZ] = twenty_five_base_hpt36x,
		[ATA_CLOCK_33MHZ] = thirty_three_base_hpt36x,
		[ATA_CLOCK_40MHZ] = forty_base_hpt36x,
		[ATA_CLOCK_50MHZ] = NULL,
		[ATA_CLOCK_66MHZ] = NULL
	}
Sergei Shtylyov's avatar
Sergei Shtylyov committed
502
};
503

504 505 506 507 508 509 510 511 512 513 514
static struct hpt_timings hpt37x_timings = {
	.pio_mask	= 0xcfc3ffff,
	.dma_mask	= 0x31c001ff,
	.ultra_mask	= 0x303c0000,
	.clock_table	= {
		[ATA_CLOCK_25MHZ] = NULL,
		[ATA_CLOCK_33MHZ] = thirty_three_base_hpt37x,
		[ATA_CLOCK_40MHZ] = NULL,
		[ATA_CLOCK_50MHZ] = fifty_base_hpt37x,
		[ATA_CLOCK_66MHZ] = sixty_six_base_hpt37x
	}
Sergei Shtylyov's avatar
Sergei Shtylyov committed
515
};
Linus Torvalds's avatar
Linus Torvalds committed
516

517
static const struct hpt_info hpt36x __devinitdata = {
518
	.chip_name	= "HPT36x",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
519
	.chip_type	= HPT36x,
520
	.udma_mask	= HPT366_ALLOW_ATA66_3 ? (HPT366_ALLOW_ATA66_4 ? ATA_UDMA4 : ATA_UDMA3) : ATA_UDMA2,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
521
	.dpll_clk	= 0,	/* no DPLL */
522
	.timings	= &hpt36x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
523 524
};

525
static const struct hpt_info hpt370 __devinitdata = {
526
	.chip_name	= "HPT370",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
527
	.chip_type	= HPT370,
528
	.udma_mask	= HPT370_ALLOW_ATA100_5 ? ATA_UDMA5 : ATA_UDMA4,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
529
	.dpll_clk	= 48,
530
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
531 532
};

533
static const struct hpt_info hpt370a __devinitdata = {
534
	.chip_name	= "HPT370A",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
535
	.chip_type	= HPT370A,
536
	.udma_mask	= HPT370_ALLOW_ATA100_5 ? ATA_UDMA5 : ATA_UDMA4,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
537
	.dpll_clk	= 48,
538
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
539 540
};

541
static const struct hpt_info hpt374 __devinitdata = {
542
	.chip_name	= "HPT374",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
543
	.chip_type	= HPT374,
544
	.udma_mask	= ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
545
	.dpll_clk	= 48,
546
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
547 548
};

549
static const struct hpt_info hpt372 __devinitdata = {
550
	.chip_name	= "HPT372",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
551
	.chip_type	= HPT372,
552
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
553
	.dpll_clk	= 55,
554
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
555 556
};

557
static const struct hpt_info hpt372a __devinitdata = {
558
	.chip_name	= "HPT372A",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
559
	.chip_type	= HPT372A,
560
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
561
	.dpll_clk	= 66,
562
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
563 564
};

565
static const struct hpt_info hpt302 __devinitdata = {
566
	.chip_name	= "HPT302",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
567
	.chip_type	= HPT302,
568
	.udma_mask	= HPT302_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
569
	.dpll_clk	= 66,
570
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
571 572
};

573
static const struct hpt_info hpt371 __devinitdata = {
574
	.chip_name	= "HPT371",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
575
	.chip_type	= HPT371,
576
	.udma_mask	= HPT371_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
577
	.dpll_clk	= 66,
578
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
579 580
};

581
static const struct hpt_info hpt372n __devinitdata = {
582
	.chip_name	= "HPT372N",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
583
	.chip_type	= HPT372N,
584
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
585
	.dpll_clk	= 77,
586
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
587 588
};

589
static const struct hpt_info hpt302n __devinitdata = {
590
	.chip_name	= "HPT302N",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
591
	.chip_type	= HPT302N,
592
	.udma_mask	= HPT302_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
593
	.dpll_clk	= 77,
594
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
595 596
};

597
static const struct hpt_info hpt371n __devinitdata = {
598
	.chip_name	= "HPT371N",
Sergei Shtylyov's avatar
Sergei Shtylyov committed
599
	.chip_type	= HPT371N,
600
	.udma_mask	= HPT371_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
601
	.dpll_clk	= 77,
602
	.timings	= &hpt37x_timings
Sergei Shtylyov's avatar
Sergei Shtylyov committed
603
};
Linus Torvalds's avatar
Linus Torvalds committed
604

605 606
static int check_in_drive_list(ide_drive_t *drive, const char **list)
{
607
	char *m = (char *)&drive->id[ATA_ID_PROD];
608 609

	while (*list)
610
		if (!strcmp(*list++, m))
611 612 613
			return 1;
	return 0;
}
Linus Torvalds's avatar
Linus Torvalds committed
614

615 616 617 618 619 620 621 622
static struct hpt_info *hpt3xx_get_info(struct device *dev)
{
	struct ide_host *host	= dev_get_drvdata(dev);
	struct hpt_info *info	= (struct hpt_info *)host->host_priv;

	return dev == host->dev[1] ? info + 1 : info;
}

Linus Torvalds's avatar
Linus Torvalds committed
623
/*
624 625
 * The Marvell bridge chips used on the HighPoint SATA cards do not seem
 * to support the UltraDMA modes 1, 2, and 3 as well as any MWDMA modes...
Linus Torvalds's avatar
Linus Torvalds committed
626
 */
627 628

static u8 hpt3xx_udma_filter(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
629
{
630
	ide_hwif_t *hwif	= HWIF(drive);
631
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
632
	u8 mask 		= hwif->ultra_mask;
Linus Torvalds's avatar
Linus Torvalds committed
633

634 635 636 637
	switch (info->chip_type) {
	case HPT36x:
		if (!HPT366_ALLOW_ATA66_4 ||
		    check_in_drive_list(drive, bad_ata66_4))
638
			mask = ATA_UDMA3;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
639

640 641
		if (!HPT366_ALLOW_ATA66_3 ||
		    check_in_drive_list(drive, bad_ata66_3))
642
			mask = ATA_UDMA2;
643
		break;
644 645 646 647 648 649 650 651 652 653 654 655 656
	case HPT370:
		if (!HPT370_ALLOW_ATA100_5 ||
		    check_in_drive_list(drive, bad_ata100_5))
			mask = ATA_UDMA4;
		break;
	case HPT370A:
		if (!HPT370_ALLOW_ATA100_5 ||
		    check_in_drive_list(drive, bad_ata100_5))
			return ATA_UDMA4;
	case HPT372 :
	case HPT372A:
	case HPT372N:
	case HPT374 :
657
		if (ata_id_is_sata(drive->id))
658 659
			mask &= ~0x0e;
		/* Fall thru */
660
	default:
661
		return mask;
Linus Torvalds's avatar
Linus Torvalds committed
662
	}
663 664

	return check_in_drive_list(drive, bad_ata33) ? 0x00 : mask;
Linus Torvalds's avatar
Linus Torvalds committed
665 666
}

667 668 669
static u8 hpt3xx_mdma_filter(ide_drive_t *drive)
{
	ide_hwif_t *hwif	= HWIF(drive);
670
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
671 672 673 674 675 676

	switch (info->chip_type) {
	case HPT372 :
	case HPT372A:
	case HPT372N:
	case HPT374 :
677
		if (ata_id_is_sata(drive->id))
678 679 680 681 682 683 684
			return 0x00;
		/* Fall thru */
	default:
		return 0x07;
	}
}

Sergei Shtylyov's avatar
Sergei Shtylyov committed
685
static u32 get_speed_setting(u8 speed, struct hpt_info *info)
Linus Torvalds's avatar
Linus Torvalds committed
686
{
687 688 689 690 691 692 693 694 695 696 697
	int i;

	/*
	 * Lookup the transfer mode table to get the index into
	 * the timing table.
	 *
	 * NOTE: For XFER_PIO_SLOW, PIO mode 0 timings will be used.
	 */
	for (i = 0; i < ARRAY_SIZE(xfer_speeds) - 1; i++)
		if (xfer_speeds[i] == speed)
			break;
698 699

	return info->timings->clock_table[info->clock][i];
Linus Torvalds's avatar
Linus Torvalds committed
700 701
}

702
static void hpt3xx_set_mode(ide_drive_t *drive, const u8 speed)
Linus Torvalds's avatar
Linus Torvalds committed
703
{
704 705
	ide_hwif_t *hwif	= drive->hwif;
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
706
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
707 708
	struct hpt_timings *t	= info->timings;
	u8  itr_addr		= 0x40 + (drive->dn * 4);
709
	u32 old_itr		= 0;
710
	u32 new_itr		= get_speed_setting(speed, info);
711 712 713
	u32 itr_mask		= speed < XFER_MW_DMA_0 ? t->pio_mask :
				 (speed < XFER_UDMA_0   ? t->dma_mask :
							  t->ultra_mask);
714

715 716
	pci_read_config_dword(dev, itr_addr, &old_itr);
	new_itr = (old_itr & ~itr_mask) | (new_itr & itr_mask);
Linus Torvalds's avatar
Linus Torvalds committed
717
	/*
718 719
	 * Disable on-chip PIO FIFO/buffer (and PIO MST mode as well)
	 * to avoid problems handling I/O errors later
Linus Torvalds's avatar
Linus Torvalds committed
720
	 */
721
	new_itr &= ~0xc0000000;
Linus Torvalds's avatar
Linus Torvalds committed
722

723
	pci_write_config_dword(dev, itr_addr, new_itr);
Linus Torvalds's avatar
Linus Torvalds committed
724 725
}

726
static void hpt3xx_set_pio_mode(ide_drive_t *drive, const u8 pio)
Linus Torvalds's avatar
Linus Torvalds committed
727
{
728
	hpt3xx_set_mode(drive, XFER_PIO_0 + pio);
Linus Torvalds's avatar
Linus Torvalds committed
729 730
}

731
static void hpt3xx_quirkproc(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
732
{
733
	char *m			= (char *)&drive->id[ATA_ID_PROD];
734 735 736
	const  char **list	= quirk_drives;

	while (*list)
737
		if (strstr(m, *list++)) {
738 739 740 741 742
			drive->quirk_list = 1;
			return;
		}

	drive->quirk_list = 0;
Linus Torvalds's avatar
Linus Torvalds committed
743 744
}

745
static void hpt3xx_maskproc(ide_drive_t *drive, int mask)
Linus Torvalds's avatar
Linus Torvalds committed
746
{
747
	ide_hwif_t *hwif	= HWIF(drive);
748
	struct pci_dev	*dev	= to_pci_dev(hwif->dev);
749
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
Linus Torvalds's avatar
Linus Torvalds committed
750

751 752 753 754 755 756 757 758
	if (drive->quirk_list == 0)
		return;

	if (info->chip_type >= HPT370) {
		u8 scr1 = 0;

		pci_read_config_byte(dev, 0x5a, &scr1);
		if (((scr1 & 0x10) >> 4) != mask) {
759
			if (mask)
760
				scr1 |=  0x10;
761
			else
762 763
				scr1 &= ~0x10;
			pci_write_config_byte(dev, 0x5a, scr1);
Linus Torvalds's avatar
Linus Torvalds committed
764
		}
765 766 767 768
	} else if (mask)
		disable_irq(hwif->irq);
	else
		enable_irq(hwif->irq);
Linus Torvalds's avatar
Linus Torvalds committed
769 770 771
}

/*
772
 * This is specific to the HPT366 UDMA chipset
Linus Torvalds's avatar
Linus Torvalds committed
773 774
 * by HighPoint|Triones Technologies, Inc.
 */
775
static void hpt366_dma_lost_irq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
776
{
777
	struct pci_dev *dev = to_pci_dev(drive->hwif->dev);
778 779 780 781 782 783
	u8 mcr1 = 0, mcr3 = 0, scr1 = 0;

	pci_read_config_byte(dev, 0x50, &mcr1);
	pci_read_config_byte(dev, 0x52, &mcr3);
	pci_read_config_byte(dev, 0x5a, &scr1);
	printk("%s: (%s)  mcr1=0x%02x, mcr3=0x%02x, scr1=0x%02x\n",
784
		drive->name, __func__, mcr1, mcr3, scr1);
785 786
	if (scr1 & 0x10)
		pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);
787
	ide_dma_lost_irq(drive);
Linus Torvalds's avatar
Linus Torvalds committed
788 789
}

790
static void hpt370_clear_engine(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
791
{
792
	ide_hwif_t *hwif = HWIF(drive);
793
	struct pci_dev *dev = to_pci_dev(hwif->dev);
794

795
	pci_write_config_byte(dev, hwif->select_data, 0x37);
Linus Torvalds's avatar
Linus Torvalds committed
796 797 798
	udelay(10);
}

799 800 801
static void hpt370_irq_timeout(ide_drive_t *drive)
{
	ide_hwif_t *hwif	= HWIF(drive);
802
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
803 804 805
	u16 bfifo		= 0;
	u8  dma_cmd;

806
	pci_read_config_word(dev, hwif->select_data + 2, &bfifo);
807 808 809
	printk(KERN_DEBUG "%s: %d bytes in FIFO\n", drive->name, bfifo & 0x1ff);

	/* get DMA command mode */
810
	dma_cmd = inb(hwif->dma_base + ATA_DMA_CMD);
811
	/* stop DMA */
812
	outb(dma_cmd & ~0x1, hwif->dma_base + ATA_DMA_CMD);
813 814 815
	hpt370_clear_engine(drive);
}

816
static void hpt370_dma_start(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
817 818 819 820 821 822 823
{
#ifdef HPT_RESET_STATE_ENGINE
	hpt370_clear_engine(drive);
#endif
	ide_dma_start(drive);
}

824
static int hpt370_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
825 826
{
	ide_hwif_t *hwif	= HWIF(drive);
827
	u8  dma_stat		= inb(hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
828 829 830 831

	if (dma_stat & 0x01) {
		/* wait a little */
		udelay(20);
832
		dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
833 834
		if (dma_stat & 0x01)
			hpt370_irq_timeout(drive);
Linus Torvalds's avatar
Linus Torvalds committed
835
	}
836
	return ide_dma_end(drive);
Linus Torvalds's avatar
Linus Torvalds committed
837 838
}

839
static void hpt370_dma_timeout(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
840
{
841
	hpt370_irq_timeout(drive);
842
	ide_dma_timeout(drive);
Linus Torvalds's avatar
Linus Torvalds committed
843 844 845
}

/* returns 1 if DMA IRQ issued, 0 otherwise */
846
static int hpt374_dma_test_irq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
847 848
{
	ide_hwif_t *hwif	= HWIF(drive);
849
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
Linus Torvalds's avatar
Linus Torvalds committed
850
	u16 bfifo		= 0;
851
	u8  dma_stat;
Linus Torvalds's avatar
Linus Torvalds committed
852

853
	pci_read_config_word(dev, hwif->select_data + 2, &bfifo);
Linus Torvalds's avatar
Linus Torvalds committed
854 855 856 857 858
	if (bfifo & 0x1FF) {
//		printk("%s: %d bytes in FIFO\n", drive->name, bfifo);
		return 0;
	}

859
	dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
860
	/* return 1 if INTR asserted */
861
	if (dma_stat & 4)
Linus Torvalds's avatar
Linus Torvalds committed
862 863 864 865 866
		return 1;

	return 0;
}

867
static int hpt374_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
868 869
{
	ide_hwif_t *hwif	= HWIF(drive);
870
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
871 872 873 874 875 876 877
	u8 mcr	= 0, mcr_addr	= hwif->select_data;
	u8 bwsr = 0, mask	= hwif->channel ? 0x02 : 0x01;

	pci_read_config_byte(dev, 0x6a, &bwsr);
	pci_read_config_byte(dev, mcr_addr, &mcr);
	if (bwsr & mask)
		pci_write_config_byte(dev, mcr_addr, mcr | 0x30);
878
	return ide_dma_end(drive);
Linus Torvalds's avatar
Linus Torvalds committed
879 880 881
}

/**
882 883 884
 *	hpt3xxn_set_clock	-	perform clock switching dance
 *	@hwif: hwif to switch
 *	@mode: clocking mode (0x21 for write, 0x23 otherwise)
Linus Torvalds's avatar
Linus Torvalds committed
885
 *
886
 *	Switch the DPLL clock on the HPT3xxN devices. This is a	right mess.
Linus Torvalds's avatar
Linus Torvalds committed
887
 */
888 889

static void hpt3xxn_set_clock(ide_hwif_t *hwif, u8 mode)
Linus Torvalds's avatar
Linus Torvalds committed
890
{
891 892
	unsigned long base = hwif->extra_base;
	u8 scr2 = inb(base + 0x6b);
893 894 895 896

	if ((scr2 & 0x7f) == mode)
		return;

Linus Torvalds's avatar
Linus Torvalds committed
897
	/* Tristate the bus */
898 899
	outb(0x80, base + 0x63);
	outb(0x80, base + 0x67);
900

Linus Torvalds's avatar
Linus Torvalds committed
901
	/* Switch clock and reset channels */
902 903
	outb(mode, base + 0x6b);
	outb(0xc0, base + 0x69);
904

Sergei Shtylyov's avatar
Sergei Shtylyov committed
905 906 907 908
	/*
	 * Reset the state machines.
	 * NOTE: avoid accidentally enabling the disabled channels.
	 */
909 910
	outb(inb(base + 0x60) | 0x32, base + 0x60);
	outb(inb(base + 0x64) | 0x32, base + 0x64);
911

Linus Torvalds's avatar
Linus Torvalds committed
912
	/* Complete reset */
913
	outb(0x00, base + 0x69);
914

Linus Torvalds's avatar
Linus Torvalds committed
915
	/* Reconnect channels to bus */
916 917
	outb(0x00, base + 0x63);
	outb(0x00, base + 0x67);
Linus Torvalds's avatar
Linus Torvalds committed
918 919 920
}

/**
921
 *	hpt3xxn_rw_disk		-	prepare for I/O
Linus Torvalds's avatar
Linus Torvalds committed
922 923 924
 *	@drive: drive for command
 *	@rq: block request structure
 *
925
 *	This is called when a disk I/O is issued to HPT3xxN.
Linus Torvalds's avatar
Linus Torvalds committed
926 927 928
 *	We need it because of the clock switching.
 */

929
static void hpt3xxn_rw_disk(ide_drive_t *drive, struct request *rq)
Linus Torvalds's avatar
Linus Torvalds committed
930
{
Sergei Shtylyov's avatar
Sergei Shtylyov committed
931
	hpt3xxn_set_clock(HWIF(drive), rq_data_dir(rq) ? 0x23 : 0x21);
Linus Torvalds's avatar
Linus Torvalds committed
932 933
}

Sergei Shtylyov's avatar
Sergei Shtylyov committed
934 935 936 937 938 939 940
/**
 *	hpt37x_calibrate_dpll	-	calibrate the DPLL
 *	@dev: PCI device
 *
 *	Perform a calibration cycle on the DPLL.
 *	Returns 1 if this succeeds
 */
941
static int hpt37x_calibrate_dpll(struct pci_dev *dev, u16 f_low, u16 f_high)
Linus Torvalds's avatar
Linus Torvalds committed
942
{
Sergei Shtylyov's avatar
Sergei Shtylyov committed
943 944 945
	u32 dpll = (f_high << 16) | f_low | 0x100;
	u8  scr2;
	int i;
946

Sergei Shtylyov's avatar
Sergei Shtylyov committed
947
	pci_write_config_dword(dev, 0x5c, dpll);
948

Sergei Shtylyov's avatar
Sergei Shtylyov committed
949 950 951 952 953
	/* Wait for oscillator ready */
	for(i = 0; i < 0x5000; ++i) {
		udelay(50);
		pci_read_config_byte(dev, 0x5b, &scr2);
		if (scr2 & 0x80)
954 955
			break;
	}
Sergei Shtylyov's avatar
Sergei Shtylyov committed
956 957 958 959 960 961 962 963 964 965 966
	/* See if it stays ready (we'll just bail out if it's not yet) */
	for(i = 0; i < 0x1000; ++i) {
		pci_read_config_byte(dev, 0x5b, &scr2);
		/* DPLL destabilized? */
		if(!(scr2 & 0x80))
			return 0;
	}
	/* Turn off tuning, we have the DPLL set */
	pci_read_config_dword (dev, 0x5c, &dpll);
	pci_write_config_dword(dev, 0x5c, (dpll & ~0x100));
	return 1;
967 968
}

969
static void hpt3xx_disable_fast_irq(struct pci_dev *dev, u8 mcr_addr)
970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998
{
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (&dev->dev == host->dev[1]);
	u8  chip_type		= info->chip_type;
	u8  new_mcr, old_mcr	= 0;

	/*
	 * Disable the "fast interrupt" prediction.  Don't hold off
	 * on interrupts. (== 0x01 despite what the docs say)
	 */
	pci_read_config_byte(dev, mcr_addr + 1, &old_mcr);

	if (chip_type >= HPT374)
		new_mcr = old_mcr & ~0x07;
	else if (chip_type >= HPT370) {
		new_mcr = old_mcr;
		new_mcr &= ~0x02;
#ifdef HPT_DELAY_INTERRUPT
		new_mcr &= ~0x01;
#else
		new_mcr |=  0x01;
#endif
	} else					/* HPT366 and HPT368  */
		new_mcr = old_mcr & ~0x80;

	if (new_mcr != old_mcr)
		pci_write_config_byte(dev, mcr_addr + 1, new_mcr);
}

999
static unsigned int init_chipset_hpt366(struct pci_dev *dev)
1000
{
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1001
	unsigned long io_base	= pci_resource_start(dev, 4);
1002
	struct hpt_info *info	= hpt3xx_get_info(&dev->dev);
1003
	const char *name	= DRV_NAME;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1004
	u8 pci_clk,  dpll_clk	= 0;	/* PCI and DPLL clock in MHz */
1005
	u8 chip_type;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1006 1007
	enum ata_clock	clock;

1008
	chip_type = info->chip_type;
Linus Torvalds's avatar
Linus Torvalds committed
1009

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1010 1011 1012 1013
	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, (L1_CACHE_BYTES / 4));
	pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x78);
	pci_write_config_byte(dev, PCI_MIN_GNT, 0x08);
	pci_write_config_byte(dev, PCI_MAX_LAT, 0x08);
1014

Linus Torvalds's avatar
Linus Torvalds committed
1015
	/*
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1016
	 * First, try to estimate the PCI clock frequency...
Linus Torvalds's avatar
Linus Torvalds committed
1017
	 */
1018
	if (chip_type >= HPT370) {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031
		u8  scr1  = 0;
		u16 f_cnt = 0;
		u32 temp  = 0;

		/* Interrupt force enable. */
		pci_read_config_byte(dev, 0x5a, &scr1);
		if (scr1 & 0x10)
			pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);

		/*
		 * HighPoint does this for HPT372A.
		 * NOTE: This register is only writeable via I/O space.
		 */
1032
		if (chip_type == HPT372A)
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1033 1034 1035 1036 1037 1038 1039
			outb(0x0e, io_base + 0x9c);

		/*
		 * Default to PCI clock. Make sure MA15/16 are set to output
		 * to prevent drives having problems with 40-pin cables.
		 */
		pci_write_config_byte(dev, 0x5b, 0x23);
1040

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1041 1042 1043 1044 1045 1046 1047 1048 1049 1050
		/*
		 * We'll have to read f_CNT value in order to determine
		 * the PCI clock frequency according to the following ratio:
		 *
		 * f_CNT = Fpci * 192 / Fdpll
		 *
		 * First try reading the register in which the HighPoint BIOS
		 * saves f_CNT value before  reprogramming the DPLL from its
		 * default setting (which differs for the various chips).
		 *
1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070
		 * NOTE: This register is only accessible via I/O space;
		 * HPT374 BIOS only saves it for the function 0, so we have to
		 * always read it from there -- no need to check the result of
		 * pci_get_slot() for the function 0 as the whole device has
		 * been already "pinned" (via function 1) in init_setup_hpt374()
		 */
		if (chip_type == HPT374 && (PCI_FUNC(dev->devfn) & 1)) {
			struct pci_dev	*dev1 = pci_get_slot(dev->bus,
							     dev->devfn - 1);
			unsigned long io_base = pci_resource_start(dev1, 4);

			temp =	inl(io_base + 0x90);
			pci_dev_put(dev1);
		} else
			temp =	inl(io_base + 0x90);

		/*
		 * In case the signature check fails, we'll have to
		 * resort to reading the f_CNT register itself in hopes
		 * that nobody has touched the DPLL yet...
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1071 1072 1073 1074
		 */
		if ((temp & 0xFFFFF000) != 0xABCDE000) {
			int i;

1075 1076
			printk(KERN_WARNING "%s %s: no clock data saved by "
				"BIOS\n", name, pci_name(dev));
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097

			/* Calculate the average value of f_CNT. */
			for (temp = i = 0; i < 128; i++) {
				pci_read_config_word(dev, 0x78, &f_cnt);
				temp += f_cnt & 0x1ff;
				mdelay(1);
			}
			f_cnt = temp / 128;
		} else
			f_cnt = temp & 0x1ff;

		dpll_clk = info->dpll_clk;
		pci_clk  = (f_cnt * dpll_clk) / 192;

		/* Clamp PCI clock to bands. */
		if (pci_clk < 40)
			pci_clk = 33;
		else if(pci_clk < 45)
			pci_clk = 40;
		else if(pci_clk < 55)
			pci_clk = 50;
Linus Torvalds's avatar
Linus Torvalds committed
1098
		else
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1099
			pci_clk = 66;
1100

1101 1102 1103
		printk(KERN_INFO "%s %s: DPLL base: %d MHz, f_CNT: %d, "
			"assuming %d MHz PCI\n", name, pci_name(dev),
			dpll_clk, f_cnt, pci_clk);
1104
	} else {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1105 1106 1107 1108 1109 1110 1111 1112
		u32 itr1 = 0;

		pci_read_config_dword(dev, 0x40, &itr1);

		/* Detect PCI clock by looking at cmd_high_time. */
		switch((itr1 >> 8) & 0x07) {
			case 0x09:
				pci_clk = 40;
1113
				break;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1114 1115
			case 0x05:
				pci_clk = 25;
1116
				break;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1117 1118 1119
			case 0x07:
			default:
				pci_clk = 33;
1120
				break;
Linus Torvalds's avatar
Linus Torvalds committed
1121 1122
		}
	}
1123

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142
	/* Let's assume we'll use PCI clock for the ATA clock... */
	switch (pci_clk) {
		case 25:
			clock = ATA_CLOCK_25MHZ;
			break;
		case 33:
		default:
			clock = ATA_CLOCK_33MHZ;
			break;
		case 40:
			clock = ATA_CLOCK_40MHZ;
			break;
		case 50:
			clock = ATA_CLOCK_50MHZ;
			break;
		case 66:
			clock = ATA_CLOCK_66MHZ;
			break;
	}
1143

Linus Torvalds's avatar
Linus Torvalds committed
1144
	/*
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1145 1146
	 * Only try the DPLL if we don't have a table for the PCI clock that
	 * we are running at for HPT370/A, always use it  for anything newer...
1147
	 *
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1148 1149 1150
	 * NOTE: Using the internal DPLL results in slow reads on 33 MHz PCI.
	 * We also  don't like using  the DPLL because this causes glitches
	 * on PRST-/SRST- when the state engine gets reset...
Linus Torvalds's avatar
Linus Torvalds committed
1151
	 */
1152
	if (chip_type >= HPT374 || info->timings->clock_table[clock] == NULL) {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1153 1154 1155 1156 1157 1158 1159
		u16 f_low, delta = pci_clk < 50 ? 2 : 4;
		int adjust;

		 /*
		  * Select 66 MHz DPLL clock only if UltraATA/133 mode is
		  * supported/enabled, use 50 MHz DPLL clock otherwise...
		  */
1160
		if (info->udma_mask == ATA_UDMA6) {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1161 1162 1163 1164 1165 1166
			dpll_clk = 66;
			clock = ATA_CLOCK_66MHZ;
		} else if (dpll_clk) {	/* HPT36x chips don't have DPLL */
			dpll_clk = 50;
			clock = ATA_CLOCK_50MHZ;
		}
1167

1168
		if (info->timings->clock_table[clock] == NULL) {
1169 1170
			printk(KERN_ERR "%s %s: unknown bus timing!\n",
				name, pci_name(dev));
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1171
			return -EIO;
Linus Torvalds's avatar
Linus Torvalds committed
1172 1173
		}

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195
		/* Select the DPLL clock. */
		pci_write_config_byte(dev, 0x5b, 0x21);

		/*
		 * Adjust the DPLL based upon PCI clock, enable it,
		 * and wait for stabilization...
		 */
		f_low = (pci_clk * 48) / dpll_clk;

		for (adjust = 0; adjust < 8; adjust++) {
			if(hpt37x_calibrate_dpll(dev, f_low, f_low + delta))
				break;

			/*
			 * See if it'll settle at a fractionally different clock
			 */
			if (adjust & 1)
				f_low -= adjust >> 1;
			else
				f_low += adjust >> 1;
		}
		if (adjust == 8) {
1196 1197
			printk(KERN_ERR "%s %s: DPLL did not stabilize!\n",
				name, pci_name(dev));
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1198 1199 1200
			return -EIO;
		}

1201 1202
		printk(KERN_INFO "%s %s: using %d MHz DPLL clock\n",
			name, pci_name(dev), dpll_clk);
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1203 1204 1205 1206
	} else {
		/* Mark the fact that we're not using the DPLL. */
		dpll_clk = 0;

1207 1208
		printk(KERN_INFO "%s %s: using %d MHz PCI clock\n",
			name, pci_name(dev), pci_clk);
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1209
	}
1210

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1211 1212 1213
	/* Store the clock frequencies. */
	info->dpll_clk	= dpll_clk;
	info->pci_clk	= pci_clk;
1214
	info->clock	= clock;
Linus Torvalds's avatar
Linus Torvalds committed
1215

1216
	if (chip_type >= HPT370) {
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227
		u8  mcr1, mcr4;

		/*
		 * Reset the state engines.
		 * NOTE: Avoid accidentally enabling the disabled channels.
		 */
		pci_read_config_byte (dev, 0x50, &mcr1);
		pci_read_config_byte (dev, 0x54, &mcr4);
		pci_write_config_byte(dev, 0x50, (mcr1 | 0x32));
		pci_write_config_byte(dev, 0x54, (mcr4 | 0x32));
		udelay(100);
1228
	}
Linus Torvalds's avatar
Linus Torvalds committed
1229

Sergei Shtylyov's avatar
Sergei Shtylyov committed
1230 1231 1232 1233 1234
	/*
	 * On  HPT371N, if ATA clock is 66 MHz we must set bit 2 in
	 * the MISC. register to stretch the UltraDMA Tss timing.
	 * NOTE: This register is only writeable via I/O space.
	 */
1235
	if (chip_type == HPT371N && clock == ATA_CLOCK_66MHZ)
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1236 1237
		outb(inb(io_base + 0x9c) | 0x04, io_base + 0x9c);

1238 1239 1240
	hpt3xx_disable_fast_irq(dev, 0x50);
	hpt3xx_disable_fast_irq(dev, 0x54);

Linus Torvalds's avatar
Linus Torvalds committed
1241 1242 1243
	return dev->irq;
}

1244
static u8 hpt3xx_cable_detect(ide_hwif_t *hwif)
1245 1246
{
	struct pci_dev	*dev	= to_pci_dev(hwif->dev);
1247
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287
	u8 chip_type		= info->chip_type;
	u8 scr1 = 0, ata66	= hwif->channel ? 0x01 : 0x02;

	/*
	 * The HPT37x uses the CBLID pins as outputs for MA15/MA16
	 * address lines to access an external EEPROM.  To read valid
	 * cable detect state the pins must be enabled as inputs.
	 */
	if (chip_type == HPT374 && (PCI_FUNC(dev->devfn) & 1)) {
		/*
		 * HPT374 PCI function 1
		 * - set bit 15 of reg 0x52 to enable TCBLID as input
		 * - set bit 15 of reg 0x56 to enable FCBLID as input
		 */
		u8  mcr_addr = hwif->select_data + 2;
		u16 mcr;

		pci_read_config_word(dev, mcr_addr, &mcr);
		pci_write_config_word(dev, mcr_addr, (mcr | 0x8000));
		/* now read cable id register */
		pci_read_config_byte(dev, 0x5a, &scr1);
		pci_write_config_word(dev, mcr_addr, mcr);
	} else if (chip_type >= HPT370) {
		/*
		 * HPT370/372 and 374 pcifn 0
		 * - clear bit 0 of reg 0x5b to enable P/SCBLID as inputs
		 */
		u8 scr2 = 0;

		pci_read_config_byte(dev, 0x5b, &scr2);
		pci_write_config_byte(dev, 0x5b, (scr2 & ~1));
		/* now read cable id register */
		pci_read_config_byte(dev, 0x5a, &scr1);
		pci_write_config_byte(dev, 0x5b,  scr2);
	} else
		pci_read_config_byte(dev, 0x5a, &scr1);

	return (scr1 & ata66) ? ATA_CBL_PATA40 : ATA_CBL_PATA80;
}

Linus Torvalds's avatar
Linus Torvalds committed
1288 1289
static void __devinit init_hwif_hpt366(ide_hwif_t *hwif)
{
1290
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
1291 1292
	int serialize		= HPT_SERIALIZE_IO;
	u8  chip_type		= info->chip_type;
1293 1294

	/* Cache the channel's MISC. control registers' offset */
1295
	hwif->select_data	= hwif->channel ? 0x54 : 0x50;
1296

1297 1298 1299 1300 1301 1302
	/*
	 * HPT3xxN chips have some complications:
	 *
	 * - on 33 MHz PCI we must clock switch
	 * - on 66 MHz PCI we must NOT use the PCI clock
	 */
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1303
	if (chip_type >= HPT372N && info->dpll_clk && info->pci_clk < 66) {
1304 1305 1306 1307 1308 1309 1310
		/*
		 * Clock is shared between the channels,
		 * so we'll have to serialize them... :-(
		 */
		serialize = 1;
		hwif->rw_disk = &hpt3xxn_rw_disk;
	}
Linus Torvalds's avatar
Linus Torvalds committed
1311

1312 1313 1314
	/* Serialize access to this device if needed */
	if (serialize && hwif->mate)
		hwif->serialized = hwif->mate->serialized = 1;
Linus Torvalds's avatar
Linus Torvalds committed
1315 1316
}

1317 1318
static int __devinit init_dma_hpt366(ide_hwif_t *hwif,
				     const struct ide_port_info *d)
Linus Torvalds's avatar
Linus Torvalds committed
1319
{
1320
	struct pci_dev *dev = to_pci_dev(hwif->dev);
1321 1322
	unsigned long flags, base = ide_pci_dma_base(hwif, d);
	u8 dma_old, dma_new, masterdma = 0, slavedma = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1323

1324 1325 1326 1327 1328 1329 1330 1331 1332
	if (base == 0)
		return -1;

	hwif->dma_base = base;

	if (ide_pci_check_simplex(hwif, d) < 0)
		return -1;

	if (ide_pci_set_master(dev, d->name) < 0)
1333 1334 1335
		return -1;

	dma_old = inb(base + 2);
Linus Torvalds's avatar
Linus Torvalds committed
1336 1337 1338 1339

	local_irq_save(flags);

	dma_new = dma_old;
1340 1341
	pci_read_config_byte(dev, hwif->channel ? 0x4b : 0x43, &masterdma);
	pci_read_config_byte(dev, hwif->channel ? 0x4f : 0x47,  &slavedma);
Linus Torvalds's avatar
Linus Torvalds committed
1342 1343

	if (masterdma & 0x30)	dma_new |= 0x20;
1344
	if ( slavedma & 0x30)	dma_new |= 0x40;
Linus Torvalds's avatar
Linus Torvalds committed
1345
	if (dma_new != dma_old)
1346
		outb(dma_new, base + 2);
Linus Torvalds's avatar
Linus Torvalds committed
1347 1348

	local_irq_restore(flags);
1349 1350 1351 1352 1353 1354 1355 1356 1357

	printk(KERN_INFO "    %s: BM-DMA at 0x%04lx-0x%04lx\n",
			 hwif->name, base, base + 7);

	hwif->extra_base = base + (hwif->channel ? 8 : 16);

	if (ide_allocate_dma_engine(hwif))
		return -1;

1358
	hwif->dma_ops = &sff_dma_ops;
1359 1360

	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
1361 1362
}

1363
static void __devinit hpt374_init(struct pci_dev *dev, struct pci_dev *dev2)
Linus Torvalds's avatar
Linus Torvalds committed
1364
{
1365 1366 1367
	if (dev2->irq != dev->irq) {
		/* FIXME: we need a core pci_set_interrupt() */
		dev2->irq = dev->irq;
1368
		printk(KERN_INFO DRV_NAME " %s: PCI config space interrupt "
1369
			"fixed\n", pci_name(dev2));
Linus Torvalds's avatar
Linus Torvalds committed
1370 1371 1372
	}
}

1373
static void __devinit hpt371_init(struct pci_dev *dev)
1374
{
1375
	u8 mcr1 = 0;
1376

1377 1378 1379 1380 1381 1382 1383 1384
	/*
	 * HPT371 chips physically have only one channel, the secondary one,
	 * but the primary channel registers do exist!  Go figure...
	 * So,  we manually disable the non-existing channel here
	 * (if the BIOS hasn't done this already).
	 */
	pci_read_config_byte(dev, 0x50, &mcr1);
	if (mcr1 & 0x04)
1385 1386 1387
		pci_write_config_byte(dev, 0x50, mcr1 & ~0x04);
}

1388
static int __devinit hpt36x_init(struct pci_dev *dev, struct pci_dev *dev2)
1389
{
1390
	u8 mcr1 = 0, pin1 = 0, pin2 = 0;
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1391

1392 1393 1394 1395 1396 1397 1398
	/*
	 * Now we'll have to force both channels enabled if
	 * at least one of them has been enabled by BIOS...
	 */
	pci_read_config_byte(dev, 0x50, &mcr1);
	if (mcr1 & 0x30)
		pci_write_config_byte(dev, 0x50, mcr1 | 0x30);
1399

1400 1401
	pci_read_config_byte(dev,  PCI_INTERRUPT_PIN, &pin1);
	pci_read_config_byte(dev2, PCI_INTERRUPT_PIN, &pin2);
Linus Torvalds's avatar
Linus Torvalds committed
1402

1403
	if (pin1 != pin2 && dev->irq == dev2->irq) {
1404
		printk(KERN_INFO DRV_NAME " %s: onboard version of chipset, "
1405
			"pin1=%d pin2=%d\n", pci_name(dev), pin1, pin2);
1406
		return 1;
1407 1408
	}

1409
	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
1410 1411
}

1412 1413 1414 1415
#define IDE_HFLAGS_HPT3XX \
	(IDE_HFLAG_NO_ATAPI_DMA | \
	 IDE_HFLAG_OFF_BOARD)

1416 1417 1418 1419 1420 1421 1422 1423 1424 1425
static const struct ide_port_ops hpt3xx_port_ops = {
	.set_pio_mode		= hpt3xx_set_pio_mode,
	.set_dma_mode		= hpt3xx_set_mode,
	.quirkproc		= hpt3xx_quirkproc,
	.maskproc		= hpt3xx_maskproc,
	.mdma_filter		= hpt3xx_mdma_filter,
	.udma_filter		= hpt3xx_udma_filter,
	.cable_detect		= hpt3xx_cable_detect,
};

1426 1427 1428 1429 1430
static const struct ide_dma_ops hpt37x_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_exec_cmd		= ide_dma_exec_cmd,
	.dma_start		= ide_dma_start,
1431 1432
	.dma_end		= hpt374_dma_end,
	.dma_test_irq		= hpt374_dma_test_irq,
1433 1434
	.dma_lost_irq		= ide_dma_lost_irq,
	.dma_timeout		= ide_dma_timeout,
1435 1436
};

1437 1438 1439 1440
static const struct ide_dma_ops hpt370_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_exec_cmd		= ide_dma_exec_cmd,
1441 1442
	.dma_start		= hpt370_dma_start,
	.dma_end		= hpt370_dma_end,
1443 1444
	.dma_test_irq		= ide_dma_test_irq,
	.dma_lost_irq		= ide_dma_lost_irq,
1445 1446 1447
	.dma_timeout		= hpt370_dma_timeout,
};

1448 1449 1450 1451 1452
static const struct ide_dma_ops hpt36x_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_exec_cmd		= ide_dma_exec_cmd,
	.dma_start		= ide_dma_start,
1453
	.dma_end		= ide_dma_end,
1454
	.dma_test_irq		= ide_dma_test_irq,
1455
	.dma_lost_irq		= hpt366_dma_lost_irq,
1456
	.dma_timeout		= ide_dma_timeout,
1457 1458
};

1459
static const struct ide_port_info hpt366_chipsets[] __devinitdata = {
1460 1461
	{	/* 0: HPT36x */
		.name		= DRV_NAME,
Linus Torvalds's avatar
Linus Torvalds committed
1462 1463 1464
		.init_chipset	= init_chipset_hpt366,
		.init_hwif	= init_hwif_hpt366,
		.init_dma	= init_dma_hpt366,
1465 1466 1467 1468 1469 1470 1471
		/*
		 * HPT36x chips have one channel per function and have
		 * both channel enable bits located differently and visible
		 * to both functions -- really stupid design decision... :-(
		 * Bit 4 is for the primary channel, bit 5 for the secondary.
		 */
		.enablebits	= {{0x50,0x10,0x10}, {0x54,0x04,0x04}},
1472
		.port_ops	= &hpt3xx_port_ops,
1473
		.dma_ops	= &hpt36x_dma_ops,
1474
		.host_flags	= IDE_HFLAGS_HPT3XX | IDE_HFLAG_SINGLE,
1475
		.pio_mask	= ATA_PIO4,
1476
		.mwdma_mask	= ATA_MWDMA2,
1477 1478 1479
	},
	{	/* 1: HPT3xx */
		.name		= DRV_NAME,
Linus Torvalds's avatar
Linus Torvalds committed
1480 1481 1482
		.init_chipset	= init_chipset_hpt366,
		.init_hwif	= init_hwif_hpt366,
		.init_dma	= init_dma_hpt366,
Sergei Shtylyov's avatar
Sergei Shtylyov committed
1483
		.enablebits	= {{0x50,0x04,0x04}, {0x54,0x04,0x04}},
1484
		.port_ops	= &hpt3xx_port_ops,
1485
		.dma_ops	= &hpt37x_dma_ops,
1486
		.host_flags	= IDE_HFLAGS_HPT3XX,
1487
		.pio_mask	= ATA_PIO4,
1488
		.mwdma_mask	= ATA_MWDMA2,
Linus Torvalds's avatar
Linus Torvalds committed
1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501
	}
};

/**
 *	hpt366_init_one	-	called when an HPT366 is found
 *	@dev: the hpt366 device
 *	@id: the matching pci id
 *
 *	Called when the PCI registration layer (or the IDE initialization)
 *	finds a device matching our IDE device tables.
 */
static int __devinit hpt366_init_one(struct pci_dev *dev, const struct pci_device_id *id)
{
1502
	const struct hpt_info *info = NULL;
1503
	struct hpt_info *dyn_info;
1504
	struct pci_dev *dev2 = NULL;
1505
	struct ide_port_info d;
1506 1507
	u8 idx = id->driver_data;
	u8 rev = dev->revision;
1508
	int ret;
1509 1510 1511 1512 1513 1514 1515 1516 1517

	if ((idx == 0 || idx == 4) && (PCI_FUNC(dev->devfn) & 1))
		return -ENODEV;

	switch (idx) {
	case 0:
		if (rev < 3)
			info = &hpt36x;
		else {
1518 1519 1520 1521 1522 1523
			switch (min_t(u8, rev, 6)) {
			case 3: info = &hpt370;  break;
			case 4: info = &hpt370a; break;
			case 5: info = &hpt372;  break;
			case 6: info = &hpt372n; break;
			}
1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544
			idx++;
		}
		break;
	case 1:
		info = (rev > 1) ? &hpt372n : &hpt372a;
		break;
	case 2:
		info = (rev > 1) ? &hpt302n : &hpt302;
		break;
	case 3:
		hpt371_init(dev);
		info = (rev > 1) ? &hpt371n : &hpt371;
		break;
	case 4:
		info = &hpt374;
		break;
	case 5:
		info = &hpt372n;
		break;
	}

1545 1546 1547
	printk(KERN_INFO DRV_NAME ": %s chipset detected\n", info->chip_name);

	d = hpt366_chipsets[min_t(u8, idx, 1)];
1548 1549 1550

	d.udma_mask = info->udma_mask;

1551 1552 1553 1554
	/* fixup ->dma_ops for HPT370/HPT370A */
	if (info == &hpt370 || info == &hpt370a)
		d.dma_ops = &hpt370_dma_ops;

1555 1556 1557
	if (info == &hpt36x || info == &hpt374)
		dev2 = pci_get_slot(dev->bus, dev->devfn + 1);

1558 1559
	dyn_info = kzalloc(sizeof(*dyn_info) * (dev2 ? 2 : 1), GFP_KERNEL);
	if (dyn_info == NULL) {
1560 1561
		printk(KERN_ERR "%s %s: out of memory!\n",
			d.name, pci_name(dev));
1562 1563 1564 1565 1566 1567 1568 1569 1570
		pci_dev_put(dev2);
		return -ENOMEM;
	}

	/*
	 * Copy everything from a static "template" structure
	 * to just allocated per-chip hpt_info structure.
	 */
	memcpy(dyn_info, info, sizeof(*dyn_info));
1571

1572 1573
	if (dev2) {
		memcpy(dyn_info + 1, info, sizeof(*dyn_info));
1574 1575 1576 1577 1578

		if (info == &hpt374)
			hpt374_init(dev, dev2);
		else {
			if (hpt36x_init(dev, dev2))
1579
				d.host_flags &= ~IDE_HFLAG_NON_BOOTABLE;
1580 1581
		}

1582 1583
		ret = ide_pci_init_two(dev, dev2, &d, dyn_info);
		if (ret < 0) {
1584
			pci_dev_put(dev2);
1585 1586
			kfree(dyn_info);
		}
1587 1588
		return ret;
	}
Linus Torvalds's avatar
Linus Torvalds committed
1589

1590 1591 1592 1593 1594
	ret = ide_pci_init_one(dev, &d, dyn_info);
	if (ret < 0)
		kfree(dyn_info);

	return ret;
Linus Torvalds's avatar
Linus Torvalds committed
1595 1596
}

1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607
static void __devexit hpt366_remove(struct pci_dev *dev)
{
	struct ide_host *host = pci_get_drvdata(dev);
	struct ide_info *info = host->host_priv;
	struct pci_dev *dev2 = host->dev[1] ? to_pci_dev(host->dev[1]) : NULL;

	ide_pci_remove(dev);
	pci_dev_put(dev2);
	kfree(info);
}

1608
static const struct pci_device_id hpt366_pci_tbl[] __devinitconst = {
1609 1610 1611 1612 1613 1614
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT366),  0 },
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT372),  1 },
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT302),  2 },
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT371),  3 },
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT374),  4 },
	{ PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT372N), 5 },
Linus Torvalds's avatar
Linus Torvalds committed
1615 1616 1617 1618
	{ 0, },
};
MODULE_DEVICE_TABLE(pci, hpt366_pci_tbl);

1619
static struct pci_driver hpt366_pci_driver = {
Linus Torvalds's avatar
Linus Torvalds committed
1620 1621 1622
	.name		= "HPT366_IDE",
	.id_table	= hpt366_pci_tbl,
	.probe		= hpt366_init_one,
1623
	.remove		= __devexit_p(hpt366_remove),
1624 1625
	.suspend	= ide_pci_suspend,
	.resume		= ide_pci_resume,
Linus Torvalds's avatar
Linus Torvalds committed
1626 1627
};

1628
static int __init hpt366_ide_init(void)
Linus Torvalds's avatar
Linus Torvalds committed
1629
{
1630
	return ide_pci_register_driver(&hpt366_pci_driver);
Linus Torvalds's avatar
Linus Torvalds committed
1631 1632
}

1633 1634
static void __exit hpt366_ide_exit(void)
{
1635
	pci_unregister_driver(&hpt366_pci_driver);
1636 1637
}

Linus Torvalds's avatar
Linus Torvalds committed
1638
module_init(hpt366_ide_init);
1639
module_exit(hpt366_ide_exit);
Linus Torvalds's avatar
Linus Torvalds committed
1640 1641 1642 1643

MODULE_AUTHOR("Andre Hedrick");
MODULE_DESCRIPTION("PCI driver module for Highpoint HPT366 IDE");
MODULE_LICENSE("GPL");