exynos_tmu.h 7.85 KB
Newer Older
1
/*
2
 * exynos_tmu.h - Samsung EXYNOS TMU (Thermal Management Unit)
3 4 5
 *
 *  Copyright (C) 2011 Samsung Electronics
 *  Donggeun Kim <dg77.kim@samsung.com>
6
 *  Amit Daniel Kachhap <amit.daniel@samsung.com>
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

23 24
#ifndef _EXYNOS_TMU_H
#define _EXYNOS_TMU_H
25
#include <linux/cpu_cooling.h>
26

27 28
#include "exynos_thermal_common.h"

29 30
enum calibration_type {
	TYPE_ONE_POINT_TRIMMING,
31 32
	TYPE_ONE_POINT_TRIMMING_25,
	TYPE_ONE_POINT_TRIMMING_85,
33 34 35 36
	TYPE_TWO_POINT_TRIMMING,
	TYPE_NONE,
};

37
enum soc_type {
38 39
	SOC_ARCH_EXYNOS3250 = 1,
	SOC_ARCH_EXYNOS4210,
40 41
	SOC_ARCH_EXYNOS4412,
	SOC_ARCH_EXYNOS5250,
42
	SOC_ARCH_EXYNOS5260,
43
	SOC_ARCH_EXYNOS5420_TRIMINFO,
44
	SOC_ARCH_EXYNOS5440,
45
};
46

47 48 49 50 51 52 53 54 55 56 57 58 59 60
/**
 * EXYNOS TMU supported features.
 * TMU_SUPPORT_EMULATION - This features is used to set user defined
 *			temperature to the TMU controller.
 * TMU_SUPPORT_MULTI_INST - This features denotes that the soc
 *			has many instances of TMU.
 * TMU_SUPPORT_TRIM_RELOAD - This features shows that trimming can
 *			be reloaded.
 * TMU_SUPPORT_FALLING_TRIP - This features shows that interrupt can
 *			be registered for falling trips also.
 * TMU_SUPPORT_READY_STATUS - This feature tells that the TMU current
 *			state(active/idle) can be checked.
 * TMU_SUPPORT_EMUL_TIME - This features allows to set next temp emulation
 *			sample time.
61
 * TMU_SUPPORT_ADDRESS_MULTIPLE - This feature tells that the different TMU
62 63 64 65 66 67 68 69 70
 *			sensors shares some common registers.
 * TMU_SUPPORT - macro to compare the above features with the supplied.
 */
#define TMU_SUPPORT_EMULATION			BIT(0)
#define TMU_SUPPORT_MULTI_INST			BIT(1)
#define TMU_SUPPORT_TRIM_RELOAD			BIT(2)
#define TMU_SUPPORT_FALLING_TRIP		BIT(3)
#define TMU_SUPPORT_READY_STATUS		BIT(4)
#define TMU_SUPPORT_EMUL_TIME			BIT(5)
71
#define TMU_SUPPORT_ADDRESS_MULTIPLE		BIT(6)
72 73 74

#define TMU_SUPPORTS(a, b)	(a->features & TMU_SUPPORT_ ## b)

75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
/**
 * struct exynos_tmu_register - register descriptors to access registers and
 * bitfields. The register validity, offsets and bitfield values may vary
 * slightly across different exynos SOC's.
 * @tmu_ctrl: TMU main controller register.
 * @tmu_cur_temp: register containing the current temperature of the TMU.
 * @threshold_th0: Register containing first set of rising levels.
 * @threshold_th1: Register containing second set of rising levels.
 * @threshold_th2: Register containing third set of rising levels.
 * @threshold_th3_l0_shift: shift bits of level0 threshold temperature.
 * @tmu_inten: register containing the different threshold interrupt
	enable bits.
 * @inten_rise0_shift: shift bits of rising 0 interrupt bits.
 * @inten_rise1_shift: shift bits of rising 1 interrupt bits.
 * @inten_rise2_shift: shift bits of rising 2 interrupt bits.
 * @inten_rise3_shift: shift bits of rising 3 interrupt bits.
 * @inten_fall0_shift: shift bits of falling 0 interrupt bits.
 * @tmu_intstat: Register containing the interrupt status values.
 * @tmu_intclear: Register for clearing the raised interrupt status.
 * @emul_con: TMU emulation controller register.
 * @emul_temp_shift: shift bits of emulation temperature.
 * @emul_time_shift: shift bits of emulation time.
97 98
 * @tmu_irqstatus: register to find which TMU generated interrupts.
 * @tmu_pmin: register to get/set the Pmin value.
99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123
 */
struct exynos_tmu_registers {
	u32	tmu_ctrl;

	u32	tmu_cur_temp;

	u32	threshold_th0;
	u32	threshold_th1;
	u32	threshold_th2;
	u32	threshold_th3_l0_shift;

	u32	tmu_inten;
	u32	inten_rise0_shift;
	u32	inten_rise1_shift;
	u32	inten_rise2_shift;
	u32	inten_rise3_shift;
	u32	inten_fall0_shift;

	u32	tmu_intstat;

	u32	tmu_intclear;

	u32	emul_con;
	u32	emul_temp_shift;
	u32	emul_time_shift;
124 125 126

	u32	tmu_irqstatus;
	u32	tmu_pmin;
127 128
};

129
/**
130
 * struct exynos_tmu_platform_data
131 132
 * @threshold: basic temperature for generating interrupt
 *	       25 <= threshold <= 125 [unit: degree Celsius]
133 134
 * @threshold_falling: differntial value for setting threshold
 *		       of temperature falling interrupt.
135 136 137 138 139 140 141 142 143 144 145 146 147 148
 * @trigger_levels: array for each interrupt levels
 *	[unit: degree Celsius]
 *	0: temperature for trigger_level0 interrupt
 *	   condition for trigger_level0 interrupt:
 *		current temperature > threshold + trigger_levels[0]
 *	1: temperature for trigger_level1 interrupt
 *	   condition for trigger_level1 interrupt:
 *		current temperature > threshold + trigger_levels[1]
 *	2: temperature for trigger_level2 interrupt
 *	   condition for trigger_level2 interrupt:
 *		current temperature > threshold + trigger_levels[2]
 *	3: temperature for trigger_level3 interrupt
 *	   condition for trigger_level3 interrupt:
 *		current temperature > threshold + trigger_levels[3]
149 150 151 152 153 154 155 156 157
 * @trigger_type: defines the type of trigger. Possible values are,
 *	THROTTLE_ACTIVE trigger type
 *	THROTTLE_PASSIVE trigger type
 *	SW_TRIP trigger type
 *	HW_TRIP
 * @trigger_enable[]: array to denote which trigger levels are enabled.
 *	1 = enable trigger_level[] interrupt,
 *	0 = disable trigger_level[] interrupt
 * @max_trigger_level: max trigger level supported by the TMU
158
 * @non_hw_trigger_levels: number of defined non-hardware trigger levels
159
 * @gain: gain of amplifier in the positive-TC generator block
160
 *	0 < gain <= 15
161 162
 * @reference_voltage: reference voltage of amplifier
 *	in the positive-TC generator block
163
 *	0 < reference_voltage <= 31
164 165 166 167
 * @noise_cancel_mode: noise cancellation mode
 *	000, 100, 101, 110 and 111 can be different modes
 * @type: determines the type of SOC
 * @efuse_value: platform defined fuse value
168 169 170 171 172
 * @min_efuse_value: minimum valid trimming data
 * @max_efuse_value: maximum valid trimming data
 * @first_point_trim: temp value of the first point trimming
 * @second_point_trim: temp value of the second point trimming
 * @default_temp_offset: default temperature offset in case of no trimming
173
 * @test_mux; information if SoC supports test MUX
174
 * @cal_type: calibration type for temperature
175 176 177
 * @freq_clip_table: Table representing frequency reduction percentage.
 * @freq_tab_count: Count of the above table as frequency reduction may
 *	applicable to only some of the trigger levels.
178 179
 * @registers: Pointer to structure containing all the TMU controller registers
 *	and bitfields shifts and masks.
180 181
 * @features: a bitfield value indicating the features supported in SOC like
 *	emulation, multi instance etc
182
 *
183
 * This structure is required for configuration of exynos_tmu driver.
184
 */
185
struct exynos_tmu_platform_data {
186
	u8 threshold;
187
	u8 threshold_falling;
188 189 190 191
	u8 trigger_levels[MAX_TRIP_COUNT];
	enum trigger_type trigger_type[MAX_TRIP_COUNT];
	bool trigger_enable[MAX_TRIP_COUNT];
	u8 max_trigger_level;
192
	u8 non_hw_trigger_levels;
193 194
	u8 gain;
	u8 reference_voltage;
195
	u8 noise_cancel_mode;
196

197
	u32 efuse_value;
198 199 200 201 202
	u32 min_efuse_value;
	u32 max_efuse_value;
	u8 first_point_trim;
	u8 second_point_trim;
	u8 default_temp_offset;
203
	u8 test_mux;
204 205

	enum calibration_type cal_type;
206
	enum soc_type type;
207 208
	struct freq_clip_table freq_tab[4];
	unsigned int freq_tab_count;
209
	const struct exynos_tmu_registers *registers;
210
	unsigned int features;
211
};
212 213 214 215 216 217 218 219 220 221 222 223 224

/**
 * struct exynos_tmu_init_data
 * @tmu_count: number of TMU instances.
 * @tmu_data: platform data of all TMU instances.
 * This structure is required to store data for multi-instance exynos tmu
 * driver.
 */
struct exynos_tmu_init_data {
	int tmu_count;
	struct exynos_tmu_platform_data tmu_data[];
};

225
#endif /* _EXYNOS_TMU_H */