spu_priv1_mmio.c 4.16 KB
Newer Older
1
/*
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
 * spu hypervisor abstraction for direct hardware access.
 *
 *  (C) Copyright IBM Deutschland Entwicklung GmbH 2005
 *  Copyright 2006 Sony Corp.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; version 2 of the License.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19
 */
20

21 22 23 24
#include <linux/module.h>

#include <asm/io.h>
#include <asm/spu.h>
25
#include <asm/spu_priv1.h>
26

27 28
#include "interrupt.h"

29
static void int_mask_and(struct spu *spu, int class, u64 mask)
30 31 32 33 34 35 36
{
	u64 old_mask;

	old_mask = in_be64(&spu->priv1->int_mask_RW[class]);
	out_be64(&spu->priv1->int_mask_RW[class], old_mask & mask);
}

37
static void int_mask_or(struct spu *spu, int class, u64 mask)
38 39 40 41 42 43 44
{
	u64 old_mask;

	old_mask = in_be64(&spu->priv1->int_mask_RW[class]);
	out_be64(&spu->priv1->int_mask_RW[class], old_mask | mask);
}

45
static void int_mask_set(struct spu *spu, int class, u64 mask)
46 47 48 49
{
	out_be64(&spu->priv1->int_mask_RW[class], mask);
}

50
static u64 int_mask_get(struct spu *spu, int class)
51 52 53 54
{
	return in_be64(&spu->priv1->int_mask_RW[class]);
}

55
static void int_stat_clear(struct spu *spu, int class, u64 stat)
56 57 58 59
{
	out_be64(&spu->priv1->int_stat_RW[class], stat);
}

60
static u64 int_stat_get(struct spu *spu, int class)
61 62 63 64
{
	return in_be64(&spu->priv1->int_stat_RW[class]);
}

65
static void cpu_affinity_set(struct spu *spu, int cpu)
66
{
67 68
	u64 target = iic_get_target_id(cpu);
	u64 route = target << 48 | target << 32 | target << 16;
69 70 71
	out_be64(&spu->priv1->int_route_RW, route);
}

72
static u64 mfc_dar_get(struct spu *spu)
73 74 75 76
{
	return in_be64(&spu->priv1->mfc_dar_RW);
}

77
static u64 mfc_dsisr_get(struct spu *spu)
78 79 80 81
{
	return in_be64(&spu->priv1->mfc_dsisr_RW);
}

82
static void mfc_dsisr_set(struct spu *spu, u64 dsisr)
83 84 85 86
{
	out_be64(&spu->priv1->mfc_dsisr_RW, dsisr);
}

87
static void mfc_sdr_set(struct spu *spu, u64 sdr)
88 89 90 91
{
	out_be64(&spu->priv1->mfc_sdr_RW, sdr);
}

92
static void mfc_sr1_set(struct spu *spu, u64 sr1)
93 94 95 96
{
	out_be64(&spu->priv1->mfc_sr1_RW, sr1);
}

97
static u64 mfc_sr1_get(struct spu *spu)
98 99 100 101
{
	return in_be64(&spu->priv1->mfc_sr1_RW);
}

102
static void mfc_tclass_id_set(struct spu *spu, u64 tclass_id)
103 104 105 106
{
	out_be64(&spu->priv1->mfc_tclass_id_RW, tclass_id);
}

107
static u64 mfc_tclass_id_get(struct spu *spu)
108 109 110 111
{
	return in_be64(&spu->priv1->mfc_tclass_id_RW);
}

112
static void tlb_invalidate(struct spu *spu)
113 114 115 116
{
	out_be64(&spu->priv1->tlb_invalidate_entry_W, 0ul);
}

117
static void resource_allocation_groupID_set(struct spu *spu, u64 id)
118 119 120 121
{
	out_be64(&spu->priv1->resource_allocation_groupID_RW, id);
}

122
static u64 resource_allocation_groupID_get(struct spu *spu)
123 124 125 126
{
	return in_be64(&spu->priv1->resource_allocation_groupID_RW);
}

127
static void resource_allocation_enable_set(struct spu *spu, u64 enable)
128 129 130 131
{
	out_be64(&spu->priv1->resource_allocation_enable_RW, enable);
}

132
static u64 resource_allocation_enable_get(struct spu *spu)
133 134 135
{
	return in_be64(&spu->priv1->resource_allocation_enable_RW);
}
136 137 138 139 140 141 142 143 144

const struct spu_priv1_ops spu_priv1_mmio_ops =
{
	.int_mask_and = int_mask_and,
	.int_mask_or = int_mask_or,
	.int_mask_set = int_mask_set,
	.int_mask_get = int_mask_get,
	.int_stat_clear = int_stat_clear,
	.int_stat_get = int_stat_get,
145
	.cpu_affinity_set = cpu_affinity_set,
146 147 148 149 150 151 152 153 154 155 156 157 158 159
	.mfc_dar_get = mfc_dar_get,
	.mfc_dsisr_get = mfc_dsisr_get,
	.mfc_dsisr_set = mfc_dsisr_set,
	.mfc_sdr_set = mfc_sdr_set,
	.mfc_sr1_set = mfc_sr1_set,
	.mfc_sr1_get = mfc_sr1_get,
	.mfc_tclass_id_set = mfc_tclass_id_set,
	.mfc_tclass_id_get = mfc_tclass_id_get,
	.tlb_invalidate = tlb_invalidate,
	.resource_allocation_groupID_set = resource_allocation_groupID_set,
	.resource_allocation_groupID_get = resource_allocation_groupID_get,
	.resource_allocation_enable_set = resource_allocation_enable_set,
	.resource_allocation_enable_get = resource_allocation_enable_get,
};