• Russell King's avatar
    [ARM] Inline PMD entry cache handling · d7181b4b
    Russell King authored
    The common case is building a kernel for one CPU type, and we are
    able to allow GCC to optimise any the PMD entry cache handling
    assembly which will never be used.
    d7181b4b
proc-sa110.S 15.4 KB