Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
3480a142
Commit
3480a142
authored
Oct 08, 2003
by
Linus Torvalds
Browse files
Options
Browse Files
Download
Plain Diff
Merge
bk://ppc.bkbits.net/for-linus-ppc
into home.osdl.org:/home/torvalds/v2.5/linux
parents
19d4808f
bd385290
Changes
11
Hide whitespace changes
Inline
Side-by-side
Showing
11 changed files
with
18 additions
and
29 deletions
+18
-29
arch/ppc/8260_io/Kconfig
arch/ppc/8260_io/Kconfig
+0
-9
arch/ppc/Makefile
arch/ppc/Makefile
+6
-0
arch/ppc/boot/common/ns16550.c
arch/ppc/boot/common/ns16550.c
+2
-0
arch/ppc/configs/TQM8260_defconfig
arch/ppc/configs/TQM8260_defconfig
+0
-5
arch/ppc/configs/est8260_defconfig
arch/ppc/configs/est8260_defconfig
+0
-5
arch/ppc/kernel/cpu_setup_6xx.S
arch/ppc/kernel/cpu_setup_6xx.S
+0
-4
arch/ppc/kernel/ppc_ksyms.c
arch/ppc/kernel/ppc_ksyms.c
+1
-1
arch/ppc/kernel/process.c
arch/ppc/kernel/process.c
+1
-0
arch/ppc/kernel/setup.c
arch/ppc/kernel/setup.c
+1
-1
fs/proc/proc_devtree.c
fs/proc/proc_devtree.c
+6
-3
include/asm-ppc/mpc10x.h
include/asm-ppc/mpc10x.h
+1
-1
No files found.
arch/ppc/8260_io/Kconfig
View file @
3480a142
...
...
@@ -57,14 +57,5 @@ config FCC_QS6612
bool "QS6612"
endchoice
comment "Generic MPC8260 Options"
config DCACHE_DISABLE
bool "Disable data cache"
help
This option allows you to run the kernel with data cache disabled.
Say Y if you experience CPM lock-ups.
endmenu
arch/ppc/Makefile
View file @
3480a142
...
...
@@ -65,7 +65,13 @@ uImage: vmlinux
$(Q)$(MAKE)
$(build)
=
$(boot)
/images
$(boot)
/images/
$@
define
archhelp
@echo
'* zImage - Compressed kernel image (arch/$(ARCH)/boot/images/zImage.*)'
@echo
' uImage - Create a bootable image for U-Boot / PPCBoot'
@echo
' install - Install kernel using'
@echo
' (your) ~/bin/installkernel or'
@echo
' (distribution) /sbin/installkernel or'
@echo
' install to $$(INSTALL_PATH) and run lilo'
@echo
' *_defconfig - Select default config from arch/$(ARCH)/ppc/configs'
endef
archclean
:
...
...
arch/ppc/boot/common/ns16550.c
View file @
3480a142
...
...
@@ -3,6 +3,8 @@
*/
#include <linux/config.h>
#include <linux/types.h>
#include <linux/serial.h>
#include <linux/serialP.h>
#include <linux/serial_reg.h>
#include <asm/serial.h>
...
...
arch/ppc/configs/TQM8260_defconfig
View file @
3480a142
...
...
@@ -468,11 +468,6 @@ CONFIG_SCC_CONSOLE=y
CONFIG_FCC2_ENET=y
# CONFIG_FCC3_ENET is not set
#
# Generic MPC8260 Options
#
CONFIG_DCACHE_DISABLE=y
#
# USB support
#
...
...
arch/ppc/configs/est8260_defconfig
View file @
3480a142
...
...
@@ -460,11 +460,6 @@ CONFIG_SCC_ENET=y
#
CONFIG_SCC_CONSOLE=y
#
# Generic MPC8260 Options
#
# CONFIG_DCACHE_DISABLE is not set
#
# USB support
#
...
...
arch/ppc/kernel/cpu_setup_6xx.S
View file @
3480a142
...
...
@@ -75,11 +75,7 @@ _GLOBAL(__setup_cpu_745x)
setup_common_caches
:
mfspr
r11
,
HID0
andi
.
r0
,
r11
,
HID0_DCE
#ifdef CONFIG_DCACHE_DISABLE
ori
r11
,
r11
,
HID0_ICE
#else
ori
r11
,
r11
,
HID0_ICE
|
HID0_DCE
#endif
ori
r8
,
r11
,
HID0_ICFI
bne
1
f
/*
don
't invalidate the D-cache */
ori
r8
,
r8
,
HID0_DCI
/*
unless
it
wasn
't enabled */
...
...
arch/ppc/kernel/ppc_ksyms.c
View file @
3480a142
...
...
@@ -123,7 +123,7 @@ EXPORT_SYMBOL(strncmp);
EXPORT_SYMBOL
(
strcasecmp
);
EXPORT_SYMBOL
(
__div64_32
);
/* EXPORT_SYMBOL(csum_partial); already in net/netsyms.c */
EXPORT_SYMBOL
(
csum_partial
);
EXPORT_SYMBOL
(
csum_partial_copy_generic
);
EXPORT_SYMBOL
(
ip_fast_csum
);
EXPORT_SYMBOL
(
csum_tcpudp_magic
);
...
...
arch/ppc/kernel/process.c
View file @
3480a142
...
...
@@ -65,6 +65,7 @@ union thread_union init_thread_union
/* initial task structure */
struct
task_struct
init_task
=
INIT_TASK
(
init_task
);
EXPORT_SYMBOL
(
init_task
);
/* only used to get secondary processor up */
struct
task_struct
*
current_set
[
NR_CPUS
]
=
{
&
init_task
,
};
...
...
arch/ppc/kernel/setup.c
View file @
3480a142
...
...
@@ -171,12 +171,12 @@ int show_cpuinfo(struct seq_file *m, void *v)
return
0
;
pvr
=
cpu_data
[
i
].
pvr
;
lpj
=
cpu_data
[
i
].
loops_per_jiffy
;
seq_printf
(
m
,
"processor
\t
: %d
\n
"
,
i
);
#else
pvr
=
mfspr
(
PVR
);
lpj
=
loops_per_jiffy
;
#endif
seq_printf
(
m
,
"processor
\t
: %d
\n
"
,
i
);
seq_printf
(
m
,
"cpu
\t\t
: "
);
if
(
cur_cpu_spec
[
i
]
->
pvr_mask
)
...
...
fs/proc/proc_devtree.c
View file @
3480a142
...
...
@@ -59,11 +59,14 @@ static void add_node(struct device_node *np, struct proc_dir_entry *de)
* Unfortunately proc_register puts each new entry
* at the beginning of the list. So we rearrange them.
*/
ent
=
create_proc_read_entry
(
pp
->
name
,
S_IRUGO
,
de
,
property_read_proc
,
pp
);
ent
=
create_proc_read_entry
(
pp
->
name
,
strncmp
(
pp
->
name
,
"security-"
,
9
)
?
S_IRUGO
:
S_IRUSR
,
de
,
property_read_proc
,
pp
);
if
(
ent
==
0
)
break
;
ent
->
size
=
pp
->
length
;
if
(
!
strncmp
(
pp
->
name
,
"security-"
,
9
))
ent
->
size
=
0
;
/* don't leak number of password chars */
else
ent
->
size
=
pp
->
length
;
*
lastp
=
ent
;
lastp
=
&
ent
->
next
;
}
...
...
include/asm-ppc/mpc10x.h
View file @
3480a142
...
...
@@ -121,7 +121,7 @@
#define MPC10X_MCTLR_EXT_MEM_START_2 0x8c
/* Banks 4-7 */
#define MPC10X_MCTLR_MEM_END_1 0x90
/* Banks 0-3 */
#define MPC10X_MCTLR_MEM_END_2
i
0x94
/* Banks 4-7 */
#define MPC10X_MCTLR_MEM_END_2 0x94
/* Banks 4-7 */
#define MPC10X_MCTLR_EXT_MEM_END_1 0x98
/* Banks 0-3 */
#define MPC10X_MCTLR_EXT_MEM_END_2 0x9c
/* Banks 4-7 */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment